Analog Interface 8 8 1 OVERVIEW The ADSP 21msp58 and ADSP 21msp59 processors include an analog signal interface consisting of a 16 bit sigma delta A D converter a 16 bit sigma delta D A converter and a set of memory mapped control and data registers The analog interface offers the following features linear coded 16 bit sigma delta ADC linear coded 16 bit sigma delta DAC on chip anti aliasing and anti imaging filters 8 kHz sampling frequency programmable gain for DAC
Data Transfer E 4 4 1 OVERVIEW This chapter describes the processor units that control the movement of data to and from the processor and from one data bus to the other within the processor These are the data address generators DAGs and the unit for exchanging data between the program memory data bus and the data memory data bus the PMD DMD bus exchange unit 4 2 DATA ADDRESS GENERATORS DAGS Every device in the ADSP 2100 family contains two independent data addres
Division Exceptions 7 B B 1 DIVISION FUNDAMENTALS The ADSP 2100 family processors instruction set contains two instructions for implementing a non restoring divide algorithm These instructions take as their operands twos complement or unsigned numbers and in sixteen cycles produce a truncated quotient of sixteen bits For most numbers and applications these primitives produce the correct results However there are certain situations where results produced will be off by
DMA Ports EJ 11 11 1 OVERVIEW The ADSP 2181 supports several DMA interfacing features e Byte Memory amp Byte Memory DMA BDMA this memory space can address up to 4M bytes The byte memory interface supports booting from and runtime access to inexpensive 8 bit memories The BDMA feature lets you define the number of memory locations the ADSP 2181 will transfer to from internal memory in the background while continuing foreground processing e Internal Direct Memory Access
Hardware Examples J 13 13 1 OVERVIEW This chapter describes some hardware examples of circuits that can be interfaced to the ADSP 21xx serial ports host interface port HIP or the memory port As with any hardware design it is important that timing information be carefully analyzed Therefore the data sheet for the particular ADSP 2100 family processor used should be used in addition to the information presented in this chapter 13 1 13 13 2 Hardware Examples
Host Interface Port Cy 7 7 1 OVERVIEW The host interface port HIP of the ADSP 2111 ADSP 2171 and ADSP 21msp58 59 is a parallel I O port that allows these processors to be used as memory mapped peripherals of a host computer i e slave DSP processors Examples of host computers include the Intel 8051 Motorola 68000 family and even other ADSP 21xx processors The host interface port can be thought of as an area of dual ported memory or mailbox registers that allow commu
15 15 8 Instruction Set Reference Multifunction Instructions lt ALU gt t AX0 DM Io Mol AYO lt MAC gt t AX1 1 M1 AY1 MX0 12 M2 MYO MX1 Bl M3 MY1 AXO DM IO MO AYO PM AX1 I M1 AY1 MX0 12 M2 MYO MX1 13 M3 MY1 lt ALU gt dreg DM 10 M0 lt MAC gt Il M1 lt SHIFT gt I2 M2 13 M3 14 M4 15 M5 16 M6 17 M7 PM 14 M4 I5 M5
Memory Interface EJ 10 10 1 OVERVIEW The ADSP 2100 family has a modified Harvard architecture in which data memory stores data and program memory stores both instructions and data Each processor contains on chip RAM and or ROM so that a portion of the program memory space and a portion of the data memory space reside on chip Each processor except the ADSP 2181 also has a boot memory space in addition to the data and program spaces The ADSP 2181 has a byte memory space inste
Program Control L1 3 3 1 OVERVIEW This chapter describes the program sequencer of the ADSP 2100 family processors The program sequencer circuitry controls the flow of program execution It contains an interrupt controller and status and condition logic 3 2 PROGRAM SEQUENCER The program sequencer generates a stream of instruction addresses and provides flexible control of program flow It allows sequential instruction execution zero overhead looping sophisticated interru
Programming Model E 12 12 1 OVERVIEW From a programming standpoint the ADSP 21xx processors consist of three computational units two data address generators and a program sequencer plus on chip peripherals and memory that vary with each processor Almost all operations using these architectural components involve one or more registers to store data to keep track of values such as pointers or to specify operating modes for example Internal registers hold data addres
Serial Ports Ci 5 5 1 OVERVIEW Synchronous serial ports or SPORTs support a variety of serial data communications protocols and can provide a direct interconnection between processors in a multiprocessor system These ADSP 2100 family processors contain serial ports Number of Processor Serial Ports ADSP 2101 2 ADSP 2105 1 ADSP 2115 2 ADSP 2111 2 ADSP 2171 2 ADSP 2181 2 ADSP 21msp58 59 2 The serial ports designated SPORTO and SPORT1 have some differences that a
FEATURES Superscalar IEEE Floating Point Processor Off Chip Harvard Architecture Maximizes Signal Processing Performance 30 ns 33 3 MIPS Instruction Rate Single Cycle Execution 100 MFLOPS Peak 66 MFLOPS Sustained Performance 1024 Point Complex FFT Benchmark 0 58 ms Divide y x 180 ns Inverse Square Root 1 Vx 270 ns 32 Bit Single Precision and 40 Bit Extended Precision IEEE Floating Point Data Formats 32 Bit Fixed Point Formats Integer and Fractional with 80 Bit
ANALOG DEVICES DSP Microcomputers ADSP 2181 ADSP 2183 FEATURES PERFORMANCE 30 ns Instruction Cycle Time 5 0 Volts 33 MIPS Sustained Performance 34 7 ns Instruction Cycle Time 3 3 Volts Single Cycle Instruction Execution Single Cycle Context Switch 3 Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power Down Mode Featuring Low CMOS Standby Power Dissipation with 100 Cycle Recovery from Power Down Condition Low P
ANALOG DEVICES DSP Microcomputers ADSP 2181 ADSP 2183 FEATURES PERFORMANCE 30 ns Instruction Cycle Time 5 0 Volts 33 MIPS Sustain Perfonnance 34 7 ns Instruction Cycle Time 3 3 Volts Single Cycle Instruction Execution Single Cycle Context Switch 3 Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power Down Mode Featuring Low CMOS Standby Power Dissipation with 100 Cycle Recovery from Power Down Condition Low Po
ANALOG DEVICES DSP Microcomputer ADSP 2186 FEATURES PERFORMANCE 30 ns Instruction Cycle Time 33 MIPS Sustained Performance Single Cycle Instruction Execution Single Cycle Context Switch 3 Bus Architecture Allows Dual Operand Fetches in Every Instruction Cycle Multifunction Instructions Power Down Mode Featuring Low CMOS Standby Power Dissipation with 100 Cycle Recovery from Power Down Condition Low Power Dissipation in Idle Mode INTEGRATION ADSP 2100 Family Cod
ADSP 21364 EZ KIT Lite Evaluation System Manual Revision 3 2 July 2007 Part Number 82 000840 01 Analog Devices Inc One Technology Way Norwood Mass 02062 9106 ANALOG DEVICES Copyright Information 2007 Analog Devices Inc ALL RIGHTS RESERVED This document may not be reproduced in any form without prior express written consent from Analog Devices Inc Printed in the USA Limited Warranty The EZ KIT Lite evaluation system is warranted against defect
EZ KIT Lite for Analog Devices ADSP BF537 Blackfin Processor Key Features ADSP BF537 Blackfin Processor Max core clock rate 600 MHz 64 MB 32 M x 16 SDRAM 4 MB 2 M x 16 flash memory SMSC LAN83C185 10 100 PHY with RJ45 connector CAN TJA1041 transceiver with two modular connectors ADI 871 96 kHz stereo DAC with 3 5 mm jack connector ADI 854 96 kHz stereo ADC with 3 5 mm jack connector RS 232 UART line driver receiver N
ADSP 21535 EZ KIT LITE Evaluation System Manual Second Edition May 2002 Part Number 82 000603 01 Analog Devices Inc Digital Signal Processing Division One Technology Way Norwood MA 02062 9106 ANALOG DEVICES Limited Warranty The EZ KIT Lite evaluation system is warranted against defects in materials and workmanship for a period of one year from the date of purchase from Analog Devices or from an authorized dealer Disclaimer Analog Devices Inc res
ANALOG DEVICES TigerSHARC Embedded Processor ADSP TS201S KEY FEATURES Up to 600 MHz 1 67 ns instruction cycle rate 24M bits of internal on chip DRAM memory 25 mm x 25 mm 576 ball thermally enhanced ball grid array package Dual computation blocks each containing an ALU a multiplier a shifter a register file and a communications logic unit CLU Dual integer ALUs providing data addressing and pointer manipulation Integrated I O includes 14 channel
lt UT 0 I Extron Electronics USA I E gt 4ron Electronics Europe I Extrcn Electronics Asa 1230South LeMsSral Anaharn CA 92805 Be dahemAeg6C 3821AH Arresfoort 135JooSangRd J4 01 PM Industrie Bldg 800 633 9876 714 4911500 FAX 714 4911517 43133 453 4040 FAX 431 33 453 4050 465 383 4400 FAX 465 383 4664 I USA I The Netherlands I SingEpore 368363 I Extron Electronics I rtforrrcticn ExtronWEB www etron com Extron FAX 714 491 0192 I 24 hour axes worldwide
O I E dran Elodraric USA 1230South LeMsStre4 AnahatTvCA 92805 800 633 9876 714 491 1500 FAX 714 491 1517 I USA E dTcn Eloctnnc Eucpe B cteharnwegOC 3821 AH AiTH foort 431 33 453 4040 FAX H31 33 453 4050 TheNdthalancIs Exticn Elodtronic Aaa 135J00SangRd 4 01 PM Industrial Bldg 465 383 4400 FAX 465 383 4664 Sngapore 368363 E3 lt trDn EluLiiijrvcBlirfiJiiikdjdi ExtronWEB www ectron oom ExtronFAX 714 491 0192 24 hour axesB worldwide 2001
O I Exiron Electronic USA 1230 South Le visStrai Anaharrv CA 92805 800 633 9876 714 491 1500 FAX 714 491 1517 I USA Extron Electronic Eirope Bedd9dier eg6C 3821 AH Airnsfoort 331 33 453 4040 FAX 331 33 453 4050 TheNdthariands Extron Electronic Asa 135JooSangRd 04 01 PM Industrial Bldg 365 383 4400 FAX 365 383 4664 Singapore 368363 Extron Electronics I rtfonrtiion ExtronWEB vwwv e lt tron com ExtronFAX 714 491 0192 24 hour axes worldwide
lt UT 0 I Extron Electronics USA I E gt 4ron Electronics Europe I Extrcn Electronics Asa 1230South LeMsSral Anaharn CA 92805 Be dahemAeg6C 3821AH Arresfoort 135JooSangRd J4 01 PM Industrie Bldg 800 633 9876 714 4911500 FAX 714 4911517 43133 453 4040 FAX 431 33 453 4050 465 383 4400 FAX 465 383 4664 I USA I The Netherlands I SingEpore 368363 I Extron Electronics I rtforrrcticn ExtronWEB www etron com Extron FAX 714 491 0192 I 24 hour axes worldwide
Extron Electronics iS INTERFACING SWITCHING AND DISTRIBUTION euno User s Manual MESI RGB 500 Dual RGB 508 RGB 560 Dual RGB 568 Architectural Series Universal Interfaces with Audio and ADSP he amp Extron Electronics USA Extron Electronics Europe Extron Electronics Ada Extron Electronics Infonretion 68 455 02 w X 1230 South Lenis Street Anahdm CA 92805 Beddscharmweg6C 3821 AH Amersfoort 135 Joo Seng Rd 404 01 PM Industria Bldg Extr
Freescale Semiconductor Inc 12 17 01 Rev 0 1 WITH MPC8266ADS PCI User s Manual Board Rev PROTOTYPE B Omer Digital DNA For Information On This Product Go to www freescale com Freescale Semiconductor Inc Motorola reserves the right to make changes without further notice to any products herein Motorola makes no warranty representation or guarantee regarding the suitability of its products for any particular purpose n
VLSIQ DIRE Solution HeaDSPeaker 5 1 DSP Headphone system With Head Tracking USER S MANUAL Revision history Rev Date Author Chapters Description V 01 11 24 03 09 LM All Translated version HEADSPEAKER 5 1 HEADPHONE SYSTEM Part Photo Description Checked 1 DSP unit Head tracking sensor for headphones USB cable 3 A plug gt mini USB 5PIN M Pi 230V USB adapter