

CMOS 8-bit Single-chip Microcomputer

Description

The CXP854P60 are a highly integrated microcomputers composed of a 8-bit CPU, PROM, RAM, and I/O ports. These chips feature many other high-performance circuits in a single-chip CMOS design, including an A/D converter, serial interface, timer/counter, time-base timer, vector interrupt, on-screen display function, I²C bus interface, PWM generator, remote control receiver, HSYNC counter, and watchdog timer.

Also, the CXP854P60 provides power-on reset and sleep functions. The designers have ensured low power consumption for these powerful microcomputers.

Incorporating a one-time PROM, the CXP854P60 has an equivalent function to the CXP85460 and character ROM for OSD can be written. Therefore, it is suitable for evaluation in system development and for the production of small amounts.



Features

- Instruction set which supports a wide array of data types-213 types of instructions which include 16-bit calculations, multiplication and division arithmetic, and boolean operations.
- Minimum instruction cycle 0.5μs/8MHz
- On-chip PROM 60K bytes (For program)
 10K bytes (For OSD)
- On-chip RAM 960 bytes
- On-screen display function 12 × 18 dots, 384 types, 12lines of 32 characters
 Black frame output, half blanking, shadow, background color on full screen
 Double scanning mode supported includes jitter elimination circuit
- I²C bus interface
- 14-bit PWM output, 8-bit PWM output (8 channels)
- Remote control receiver circuit
- 8-bit A/D converter (4 channels, 20μs conversion time/4MHz, 8MHz)
- HSYNC counter (2channels)
- Watchdog timer
- 8-bit synchronized serial I/O
- 8-bit timer, 8-bit timer/counter, 19-bit time-base timer
- General purpose input/output 32-line I/O (bit-selectable input/output), also 6-line input, 10-line output (internal 8-line Nch-O/D)
- Interrupts 13 factors, 13 vectors, multiple interrupt possible
- Standby mode SLEEP
- Package 64-pin plastic SDIP/QFP

Purchase of Sony's I²C components conveys a license under the Philips I²C Patent Rights to use these components in an I²C system, provided that the system conforms to the I²C Standard Specifications as defined by Philips.

Sony reserves the right to change products and specifications without prior notice. This information does not convey any license by any implication or otherwise under any patents or other right. Application circuits shown, if any, are typical examples illustrating the operation of the devices. Sony cannot assume responsibility for any problems arising out of the use of these circuits.


64 pin SDIP (Plastic) 64 pin QFP (Plastic)




Structure

Silicon gate CMOS IC

Block Diagram




Pin Assignment (Top View)



Note) 1. Vpp pin 63 must be connected to VDD.

2. Vss pins 32 and 62 must have a common GND.

3. MP pin 61 must be connected to GND.



Note) 1. Vpp pin 56 must be connected to VDD.

2. Vss pins 26 and 58 must have a common GND.

3. MP pin 55 must be connected to GND.

Pin Functions

Pin Name	I/O	Function	
PA0 to PA5	I/O	(Port A) Single bit selectable 8-bit port. (8 lines)	CRT display vertical synchronization signal input pin.
PA6/VSYNC	I/O/Input		CRT display horizontal synchronization signal input pin.
PA7/HSYNC	I/O/Input		
PB0 to PB7	I/O	(Port B) Single bit selectable 8-bit port. (8 lines)	
PC0 to PC7	I/O	(Port C) Single bit selectable 8-bit port. (8 lines)	
PD0/ <u>INT2</u>	I/O/Input	(Port D) Single bit selectable 8-bit port. 12mA sink current drive possible. (8 lines)	Input pin for external interrupt request. Active on falling edge.
PD1/ <u>SCK</u>	I/O/I/O		Serial clock pin.
PD2/ <u>SO</u>	I/O/Output		Serial data output pin.
PD3/ <u>SI</u>	I/O/Input		Serial data input pin.
PD4/ <u>HS0</u>	I/O/Input		H SYNC counter (CH0) input pin.
PD5/ <u>HS1</u>	I/O/Input		H SYNC counter (CH1) input pin.
PD6/ <u>RMC</u>	I/O/Input		Remote control receiver circuit input pin.
PD7/ <u>EC</u>	I/O/Input		External event timer/counter input pin.
PE0/ <u>INT0</u> PE1/ <u>INT1</u>	Input/Input	(Port E) 8-bit port, lower 6 bits for input, upper 2 bits for output. (8 lines)	Input pin for external interrupt request. Active falling edge. (2 lines)
PE2/ <u>AN0</u> to PE5/ <u>AN3</u>	Input/Input		Analog input pin for A/D converter. (4 lines)
PE6/ <u>PWM</u>	Output/Output		14-bit PWM output pin. (CMOS output)
PE7/ <u>TO</u>	Output/Output		Square wave output for timer 1. (50% duty cycle)
PF0/ <u>PWM0</u> to PF3/ <u>PWM3</u>	Output/Output	(Port F) 8-bit output port with large current (12mA) N-ch open drain output. Lower 4 bits middle voltage tolerance (12V), upper 4 bits 5V suppression. (8 lines)	8-bit PWM output pin. (8-lines)
PF4/ <u>PWM4</u> / <u>SCL0</u> PF5/ <u>PWM5</u> / <u>SCL1</u>	Output/Output/ I/O		I ² C bus interface transfer clock I/O pin.
PF6/ <u>PWM6</u> / <u>SDA0</u> PF7/ <u>PWM7</u> / <u>SDA1</u>	Output/Output/ I/O		I ² C bus interface transfer data I/O pin.
R, G, B, I, YS, YM	Output	CRT display 6-bit output pin.	

Pin Name	I/O	Function
EXLC	Input	CRT display clock oscillator I/O pin. Oscillator frequency is determined external L, C circuit.
XLC	Output	
EXTAL	Input	
XTAL	Output	System clock oscillator crystal connection pin. When using an external clock, input to EXTAL pin and leave XTAL pin open.
RST	I/O	"L" level active system reset. This pin also acts as an I/O pin during power up. While internal power-on reset function is talking place a "L" level is output.
MP	Input	Test mode input pin. Must be connected to GND.
Vpp		Positive power supply pin for incorporated PROM writing. Under normal operating conditions, connect to VDD.
VDD		Positive supply voltage pin.
Vss		GND. Both Vss pins should be connected to common GND.

Pin Equivalent I/O Circuit

Pin	Circuit format	When reset
PA0 to PA5 PB0 to PB7 PC0 to PC7 22 lines	<p>Port A Port B Port C</p> <p>Port A data Port B data Port C data</p> <p>Port A direction Port B direction Port C direction</p> <p>Data bus</p> <p>RD (Port A, B, C)</p> <p>IP Input protection circuit</p>	Hi-Z
PA6/VSYNC PA7/HSYNC 2 lines	<p>Port A</p> <p>Port A data</p> <p>Port A direction</p> <p>Data bus</p> <p>RD (Port A)</p> <p>VSYNC HSYNC</p> <p>Schmitt input</p> <p>Input multiplexer</p>	Hi-Z
PD0/INT2 PD3/SI PD4/HS0 PD5/HS1 PD6/RMC PD7/EC 6 lines	<p>Port D</p> <p>Port D data</p> <p>Port D direction</p> <p>Data bus</p> <p>RD (Port D)</p> <p>INT2, SI, HS0, HS1, RMC, EC</p> <p>Schmitt input</p> <p>IP</p> <p>Large current source 12mA</p>	Hi-Z

Pin	Circuit format	When reset
PD1/SCK PD2/SO 2 lines	<p>Port D</p>	Hi-Z
PE0/INT0 PE1/INT1 2 lines	<p>Port E</p>	Hi-Z
PE2/AN0 to PE5/AN3 4 lines	<p>Port E</p>	Hi-Z
PE6/PWM PE7/TO 2 lines	<p>Port E</p>	H level

Pin	Circuit format	When reset
PF0/PWM0 to PF3/PWM3 4 lines	<p>Port F</p> <p>12V voltage tolerance</p> <p>Large current source 12mA</p>	Hi-Z
PF4/PWM4/ SCL0 PF5/PWM5/ SCL1 PF6/PWM6/ SDA0 PF7/PWM7/ SDA1 4 lines	<p>Port F</p> <p>I²C output enable</p> <p>SCL, SDA</p> <p>PWM</p> <p>Port F data</p> <p>Port F selection</p> <p>Schmitt input</p> <p>To other I²C pins</p> <p>Large current source 12mA</p> <p>BUS SW</p>	Hi-Z
R G B I YS YM 6 lines	<p>R, G, B, I, YM</p> <p>Output polarity</p> <p>To output polarity register Writing data to port register brings output from high impedance to active</p> <p>Large current source 12mA</p>	Hi-Z
EXLC XLC 2 lines	<p>EXLC</p> <p>XLC</p> <p>IP</p> <p>Oscillator control</p> <p>IP</p> <p>CRT display clock</p> <p>Oscillation halted</p>	Oscillation halted

Pin	Circuit format	When reset
EXTAL XTAL 2 lines	<p>• Diagram indicates equivalent circuit during oscillation • Feedback resistor is disconnected during STOP</p>	Oscillation
\overline{RST} 1 line	<p>Pull-up resistor Schmitt input From power-on reset circuit</p>	L level

Absolute Maximum Ratings

(Vss = 0V)

Item	Symbol	Ratings	Unit	Remarks
Supply voltage	V _{DD}	−0.3 to +7.0	V	
	V _{pp}	−0.3 to +13.0	V	Incorporated PROM
Input voltage	V _{IN}	−0.3 to +7.0 ^{*1}	V	
Output voltage	V _{OUT}	−0.3 to +7.0 ^{*1}	V	
Medium voltage tolerance output voltage	V _{OUTP}	−0.3 to +15.0	V	Pins PF0 to PF3
High level output current	I _{OH}	−5	mA	
High level total output current	ΣI _{OH}	−50	mA	Total of all output pins
Low level output current	I _{OL}	15	mA	Excludes large current output
	I _{OLC}	20	mA	Large current output ^{*2}
Low level total output current	ΣI _{OL}	130	mA	Total of all output pins
Operating temperature	T _{opr}	−10 to +75	°C	
Storage temperature	T _{stg}	−55 to +150	°C	
Allowable power dissipation	P _D	1000	mW	SDIP
		600	mW	QFP

^{*1} V_{IN} and V_{OUT} should not exceed V_{DD} + 0.3V.^{*2} The large current driver for the PD and PF ports is a N-ch transistor.

Note) Usage exceeding absolute maximum ratings may permanently impair the LSI. Normal operation should better take place under the recommended operating conditions. Exceeding those conditions may adversely affect the reliability of the LSI.

Recommended Operating Conditions

(Vss = 0V)

Item	Symbol	Min.	Max.	Unit	Remarks
Supply voltage	V _{DD}	4.5	5.5	V	Safe operating range
		3.5	5.5	V	Safe operating range for low speed data ^{*1}
		2.5	5.5	V	Safe operating range for data retention during STOP
	V _{pp}	V _{pp} = V _{DD}		V	^{*5}
High level input voltage	V _{IH}	0.7V _{DD}	V _{DD}	V	I ² C Schmitt input included ^{*2}
	V _{IHS}	0.8V _{DD}	V _{DD}	V	CMOS Schmitt input ^{*3}
	V _{IHEX}	V _{DD} − 0.4	V _{DD} + 0.3	V	EXTAL pin ^{*4}
Low level input voltage	V _{IL}	0	0.3V _{DD}	V	I ² C Schmitt input included ^{*2}
	V _{ILS}	0	0.2V _{DD}	V	CMOS Schmitt input ^{*3}
	V _{ILEX}	−0.3	0.4	V	EXTAL pin ^{*4}
Operating temperature	T _{opr}	−10	+75	°C	

^{*1} Rating for 1/16 frequency mode and sleep mode.^{*2} Normal input port (All pins PA, PB, PC, PE2 to PE5), PF4 to PF7 pins.^{*3} Includes PD0/INT2, PD1/SCK, PD2, PD3/SI, PD4/HS0, PD5/HS1, PD6/RMC, PD7/EC, PE0/INT0, PE1/INT1, HSYNC, VSYNC, RST pins.^{*4} Rating applies to external clock input only.^{*5} V_{pp} and V_{DD} should be set to a same voltage.

DC Characteristics

(Ta = -10 to +75°C, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
High level output voltage	V _{OH}	PA to PD, PE6, PE7, R, G, B, I, YS, YM	V _{DD} = 4.5V, I _{OH} = -0.5mA	4.0			V
			V _{DD} = 4.5V, I _{OH} = -1.2mA	3.5			V
Low level output voltage	V _{OL}	PA to PD, PE6, PE7, R, G, B, I, YS, YM, PF0 to PF3, RST	V _{DD} = 4.5V, I _{OL} = 1.8mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 3.6mA			0.6	V
		PD, PF	V _{DD} = 4.5V, I _{OL} = 12.0mA			1.5	V
		PF4 to PF7 (SCL0, SCL1, SDA0, SDA1)	V _{DD} = 4.5V, I _{OL} = 3.0mA			0.4	V
			V _{DD} = 4.5V, I _{OL} = 4.0mA			0.6	V
Input current	I _{IHE}	EXTAL	V _{DD} = 5.5V, V _{IH} = 5.5V	0.5		40	µA
	I _{IHL}		V _{DD} = 5.5V, V _{IL} = 0.4V	-0.5		-40	µA
	I _{ILR}	RST	V _{DD} = 5.5V, V _{IL} = 0.4V	-1.5		-400	µA
I/O leakage current	I _{Iz}	PA to PE, HSYNC, VSYNC, R, G, B, I, YS, YM	V _{DD} = 5.5V, V _I = 0, 5.5V			±10	µA
Open drain output leak current (N-ch Tr off case)	I _{LOH}	PF0 to PF3	V _{DD} = 5.5V, V _{OH} = 12.0V			50	µA
		PF4 to PF7	V _{DD} = 5.5V, V _{OH} = 5.5V			10	µA
I ² C bus switch connection impedance (Output Tr off case)	R _{B5}	SCL0: SCL1 SDA0: SDA1	V _{DD} = 4.5V V _{SCL0} = V _{SCL1} = 2.25V V _{SDA0} = V _{SDA1} = 2.25V			120	Ω
Supply current	I _{DD}	V _{DD} *1	Operating mode (1/2, clock rate) 8MHz crystal oscillator (C ₁ = C ₂ = 22pF) All output pins open			20	mA
	I _{DDSL}					1.0	3 mA
	I _{DDST}					—	— µA
Input capacitance	C _{IN}	Pins other than V _{DD} and V _{ss}	1MHz clock 0V for non-measurement pins			10	pF

*1 Rating applies only if OSD oscillator is halted.

*2 This device does not enter in the stop mode.

AC Characteristics




(1) Clock timing

(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	System	Pin	Condition	Min.	Max.	Unit
System clock frequency	fc	XTAL EXTAL	Fig. 1, Fig. 2	3.5	9	MHz
System clock input pulse width	t _{XH} , t _{XH}	EXTAL	Fig. 1, Fig. 2 External clock drive	50		ns
System clock rise and fall times	t _{CR} , t _{CF}	EXTAL	Fig 1, Fig 2 External clock drive		200	ns
Event counter input clock pulse width	t _{EH} , t _{EL}	EC	Fig. 3	t _{sys} + 50*		ns
Event counter input clock rise and fall times	t _{ER} , t _{EF}	EC	Fig. 3		20	ms

* t_{sys} indicates one of three values according to the contents of the clock control register. (For CPU clock selection.)

t_{sys} (ns) = 2000/fc (Upper 2 bits = "00"), 4000/fc (Upper 2 bits = "01"), 16000/fc (Upper 2 bits = "11")


Fig. 1. Clock timing**Fig. 2. Clock applied condition****Fig. 3. Event count clock timing**

(2) Serial transfer

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	System	Pin	Condition	Min.	Max.	Unit
SCK cycle time	t _{KCY}	SCK	Input mode	1000		ns
			Output mode	8000/fc		ns
SCK high and low level widths	t _{KL} t _{KH}	SCK	SCK input mode	400		ns
			SCK output mode	4000/fc – 50		ns
SI input set-up time (referenced to SCK ↑)	t _{SIK}	SI	SCK input mode	100		ns
			SCK output mode	200		ns
SI input hold time (referenced to SCK ↑)	t _{KSI}	SI	SCK input mode	200		ns
			SCK output mode	100		ns
SCK ↓ → SO delay time	t _{KSO}	SO	SCK input mode		200	ns
			SCK output mode		100	ns



Note) For SCK output mode, in addition to output delay time SO capacitance must be 50pF + 1TTL.

Fig. 4. Serial transfer timing

(3) Interrupt, Reset input

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
External interrupt high and low level widths	tIH tIL	INT0 to INT2		1		μs
Reset input low level width	tRSL	RST		8/fc		μs


Fig. 5. Interrupt input timing**Fig. 6. RST input timing**

(4) Power-on reset

Power on reset

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
Power supply rise time	t_R	VDD	Power-on reset	0.05	50	ms
Power supply cutt-off time	t_{OFF}		Repeated power-on reset	1		ms

Fig. 7. Power-on reset


Take care when turning on power.

(5) A/D converter characteristics

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Min.	Typ.	Max.	Unit
Resolution						8	Bits
Linearity error						± 1	LSB
Zero transition voltage	VZT ^{*1}		Ta = 25°C VDD = 5.0V Vss = 0V	-10	10	70	mV
Full-scale transition voltage	VFT ^{*2}			4910	4970	5030	mV
Conversion time	tCONV			160/fADC ^{*3}			μs
Sampling time	tsAMP			12/fADC ^{*3}			μs
Analog input voltage	VIAN	AN0 to AN3		0		VDD	V

Fig. 8. Definitions for A/D converter terms



^{*1} VZT: Digital conversion values change between 00H → 01H.^{*2} VFT: Digital conversion values change between 0EH → 0FH.^{*3} fADC indicates the below values due to the bit6 (CKS) of A/D control register (address: 00F6H) and the Bit 7 (PCK1) and Bit 6 (PCK0) of clock control register (address: 00FEH)

CKS PCK1, 0	0 (ϕ/2 selection)	1 (ϕ/2 selection)
00 (ϕ = fex/2)	fADC = fc/2	fADC = fc
01 (ϕ = fex/4)	fADC = fc/4	fADC = fc/2
11 (ϕ = fex/16)	fADC = fc/16	fADC = fc/8

(6) I²C bus timing(Ta = -10 to +75°C, V_{DD} = 4.5 to 5.5V, V_{SS} = 0V)

Item	Symbol	Pin	Condition	Min.	Max.	Unit
SCL clock frequency	f _{SLC}	SCL		0	100	kHz
Bus free time before starting transfer	t _{BUF}	SDA, SCL		4.7		μs
Hold time for starting transfer	t _{HD; STA}	SDA, SCL		4.0		μs
Clock low level width	t _{LOW}	SCL		4.7		μs
Clock high level width	t _{HIGH}	SCL		4.0		μs
Set-up time for repeated transfers	t _{SU; STA}	SDA, SCL		4.7		μs
Data hold time	t _{HD; DAT}	SDA, SCL		0*		μs
Data set-up time	t _{SU; DAT}	SDA, SCL		0.25		μs
SDA, SCL rise time	t _R	SDA, SCL			1	μs
SDA, SCL fall time	t _F	SDA, SCL			0.3	μs
Set-up time for transfer completion	t _{SU; STO}	SDA, SCL		4.7		μs

* Since SCL rise time (max: 300ns) is not considered part of data hold time, allow at least 300ns.



Fig. 9. I²C bus transfer data timing**Fig. 10. I²C device suggested circuit**

- A pull-up resistor must be connected to SDA0 (or SDA1), and SCL0 (or SCL1).
- The SDA0 (or SDA1) and SCL0 (or SCL1) series resistance ($R_s = 300\Omega$ or less) can be used to reduce spike noise caused by CRT flashover.

(7) OSD (On Screen Display) timing

(Ta = -10 to +75°C, VDD = 4.5 to 5.5V, Vss = 0V)

Item	Symbol	Pin	Condition	Shadow Existent		Shadow Non-existent		Unit
				Min.	Max.	Min.	Max.	
OSD clock frequency	fosc	EXLC XLC	Fig. 12	4	7 ^{*1}	4	11 ^{*1}	MHz
					14 ^{*2}		16 ^{*2}	
H SYNC pulse width	tHWD	H SYNC	Fig. 11	1.2		1.2		μs
H SYNC afterwrite rise and fall times	tHCG	H SYNC	Fig. 11		200		200	ns
V SYNC afterwrite rise and fall times	tVCG	V SYNC	Fig. 11		1.0		1.0	μs

^{*1} Oscillator clock at 4MHz operation^{*2} Oscillator clock at 8MHz operation**Fig. 11. OSD timing****Fig. 12. LC oscillator circuit connection**

Supplement**Fig. 13. SPC700 Series recommended oscillation circuit**



Manufacturer	Model	fc (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)	Circuit Example
MURATA MFG CO., LTD.	CSA4.00MG	4.00	30	30	0	(i)
	CSA4.19MG	4.19				
	CSA8.00MTZ	8.00				
	CST4.00MGW*	4.00				
	CST4.19MGW*	4.19				(ii)
	CST8.00MTW*	8.00				
RIVER ELETEC CO., LTD.	HC-49/U03	4.00	12	12	0	(i)
		4.19				
		8.00				
KINSEKI LTD.	HC-49/U(-S)	4.00	27	27	0	(i)
		4.19				
		8.00				

* Indicates types with on-chip grounding capacitors (C₁ and C₂).

Product List

Option item	Mask product	CXP854P60S-1-□□□ CXP854P60Q-1-□□□
Package	64-pin plastic SDIP/QFP	64-pin plastic SDIP/QFP
Program ROM capacitance	52K/60K byte	PROM 60K byte
Reset pin pull-up resistor	Existent/Non-existent	Existent
Power-on reset circuit	Existent/Non-existent	Existent
Font data	User specified	User specified (PROM)*



* The font data for the one-time PROM version is operated in the same way as the program writing.

Fig. 14. Characteristics curves

Package Outline

Unit: mm



64PIN SDIP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	SDIP-64P-01	PACKAGE MATERIAL	EPOXY RESIN
EIAJ CODE	P-SDIP64-17.1x57.6-1.778	LEAD TREATMENT	SOLDER PLATING
JEDEC CODE	—	LEAD MATERIAL	42/COPPER ALLOY
		PACKAGE MASS	8.6g

64PIN SDIP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	SDIP-64P-01	PACKAGE MATERIAL	EPOXY RESIN
EIAJ CODE	P-SDIP64-17.1x57.6-1.778	LEAD TREATMENT	SOLDER PLATING
JEDEC CODE	—	LEAD MATERIAL	42/COPPER ALLOY
		PACKAGE MASS	8.6g


LEAD SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	ALLOY 42
LEAD TREATMENT	Sn-Bi 2.5%
LEAD TREATMENT THICKNESS	5-18μm

Package Outline

Unit: mm

64PIN QFP (PLASTIC)




PACKAGE STRUCTURE

SONY CODE	QFP-64P-L01
EIAJ CODE	P-QFP64-14x20-1.0
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.5g

64PIN QFP (PLASTIC)



PACKAGE STRUCTURE

SONY CODE	QFP-64P-L01
EIAJ CODE	P-QFP64-14x20-1.0
JEDEC CODE	_____

PACKAGE MATERIAL	EPOXY RESIN
LEAD TREATMENT	SOLDER PLATING
LEAD MATERIAL	42/COPPER ALLOY
PACKAGE MASS	1.5g

LEAD SPECIFICATIONS

ITEM	SPEC.
LEAD MATERIAL	ALLOY 42
LEAD TREATMENT	Sn-Bi 2.5%
LEAD TREATMENT THICKNESS	5-18µm