

HD74CBT1G126

Single FET Bus Switch

REJ03D0816-0100
(Previous: ADE-205-661)
Rev.1.00
Apr 07, 2006

Description


The HD74CBT1G126 features a single high-speed line switch. The switch is disabled when the output enable (OE) input is low.

Features

- Minimal propagation delay through the switch.
- 5 Ω switch connection between two ports.
- TTL-compatible input levels.
- Ultra low quiescent power.
— Ideally suited for notebook applications.
- Ordering Information

Part Name	Package Type	Package Code (Previous code)	Package Abbreviation	Taping Abbreviation (Quantity)
HD74CBT1G126CME	CMPAK-5pin	PTSP0005ZC-A (CMPAK-5V)	CM	E (3,000pcs / Reel)

Outline and Article Indication




Function Table

Input OE	Function
H	A port = B port
L	Disconnect

H: High level

L: Low level

Pin Arrangement



(Top view)

Absolute Maximum Ratings

Item	Symbol	Ratings	Unit	Conditions
Supply voltage range	V_{CC}	-0.5 to 7.0	V	
Input voltage range ^{*1}	V_I	-0.5 to 7.0	V	
Input clamp current	I_{IK}	-50	mA	$V_I < 0$
Continuous output current	I_O	128	mA	$V_O = 0$ to V_{CC}
Continuous current through V_{CC} or GND	I_{CC} or I_{GND}	± 100	mA	
Maximum power dissipation at $T_a = 25^\circ\text{C}$ (in still air) ^{*2}	P_T	200	mW	
Storage temperature	T_{stg}	-65 to 150	$^\circ\text{C}$	

Notes: The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.

1. The input and output voltage ratings may be exceeded even if the input and output clamp-current ratings are observed.
2. The maximum package power dissipation was calculated using a junction temperature of 150°C .

Recommended Operating Conditions

Item	Symbol	Min	Max	Unit	Conditions
Supply voltage range	V_{CC}	4.0	5.5	V	
Input voltage range	V_I	0	5.5	V	
Output voltage range	V_{IO}	0	5.5	V	
Input transition rise or fall rate	$\Delta t / \Delta v$	0	5	ns / V	$V_{CC} = 4.5$ to 5.5 V
Operating free-air temperature	T_a	-40	85	$^\circ\text{C}$	

Note: Unused or floating inputs must be held high or low.

DC Electrical Characteristics

(Ta = -40 to 85°C)

Item	Symbol	V _{CC} (V)	Min	Typ ^{*1}	Max	Unit	Test conditions
Clamp diode voltage	V _{IK}	4.5	—	—	-1.2	V	I _{IN} = -18 mA
Input voltage	V _{IH}	4.0 to 5.5	2.0	—	—	V	
	V _{IL}	4.0 to 5.5	—	—	0.8		
On-state switch resistance ^{*2}	R _{ON}	4.0	—	14	20	Ω	V _{IN} = 2.4 V, I _{IN} = 15 mA Typ at V _{CC} = 4.0 V
		4.5	—	5	7		V _{IN} = 0 V, I _{IN} = 64 mA
		4.5	—	5	7		V _{IN} = 0 V, I _{IN} = 30 mA
		4.5	—	10	15		V _{IN} = 2.4 V, I _{IN} = 15 mA
Input current	I _{IN}	0 to 5.5	—	—	±1.0	μA	V _{IN} = 5.5 V or GND
Off-state leakage current	I _{OZ}	5.5	—	—	±1.0	μA	0 ≤ A, B ≤ V _{CC}
Quiescent supply current	I _{CC}	5.5	—	—	1.0	μA	V _{IN} = V _{CC} or GND, I _O = 0 mA
Increase in I _{CC} per input ^{*3}	ΔI _{CC}	5.5	—	—	2.5	mA	One input at 3.4 V, other inputs at V _{CC} or GND

Notes: For condition shown as Min or Max use the appropriate values under recommended operating conditions.

1. All typical values are at V_{CC} = 5 V (unless otherwise noted), Ta = 25°C.
2. Measured by the voltage drop between the A and B terminals at the indicated current through the switch. On-state resistance is determined by the lower voltage of the two (A or B) terminals.
3. This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

Capacitance

(Ta = 25°C)

Item	Symbol	V _{CC} (V)	Min	Typ	Max	Unit	Test conditions
Control input capacitance	C _{IN}	5.0	—	3	—	pF	V _{IN} = 0 or 3 V
Input / output capacitance	C _{I/O (OFF)}	5.0	—	5	—	pF	V _O = 0 or 3 V, OE = V _{CC}

Note: This parameter is determined by device characterization is not production tested.

Switching Characteristics

(Ta = -40 to 85°C)

V_{CC} = 4.0 V


Item	Symbol	Min	Max	Unit	Test conditions	FROM (Input)	TO (Output)
Propagation delay time ^{*1}	t _{PLH} t _{PHL}	—	0.35	ns	C _L = 50 pF R _L = 500 Ω	A or B	B or A
Enable time	t _{ZH} t _{ZL}	—	5.5	ns	C _L = 50 pF R _L = 500 Ω	OE	A or B
Disable time	t _{HZ}	—	4.5	ns	C _L = 50 pF R _L = 500 Ω	OE	A or B
	t _{LZ}	—	4.5				

V_{CC} = 5.0±0.5 V

Item	Symbol	Min	Max	Unit	Test conditions	FROM (Input)	TO (Output)
Propagation delay time ^{*1}	t _{PLH} t _{PHL}	—	0.25	ns	C _L = 50 pF R _L = 500 Ω	A or B	B or A
Enable time	t _{ZH} t _{ZL}	1.6	4.9	ns	C _L = 50 pF R _L = 500 Ω	OE	A or B
Disable time	t _{HZ}	1.0	4.2	ns	C _L = 50 pF R _L = 500 Ω	OE	A or B
	t _{LZ}	1.0	4.8				

Note: 1. The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance, when driven by an ideal voltage source (zero output impedance).

Test Circuit




Load circuit for outputs


Symbol	S1
t _{PLH} / t _{PHL}	OPEN
t _{ZH} / t _{HZ}	OPEN
t _{ZL} / t _{LZ}	7 V

Note: 1. C_L includes probe and jig capacitance.


Waveforms – 1



Waveforms – 2



Package Dimensions



Renesas Technology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

Keep safety first in your circuit designs!

1. Renesas Technology Corp. puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage.
Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corp. product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corp. or a third party.
2. Renesas Technology Corp. assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corp. without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor for the latest product information before purchasing a product listed herein.
The information described here may contain technical inaccuracies or typographical errors.
Renesas Technology Corp. assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.
Please also pay attention to information published by Renesas Technology Corp. by various means, including the Renesas Technology Corp. Semiconductor home page (<http://www.renesas.com>).
4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corp. assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
5. Renesas Technology Corp. semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corp. or an authorized Renesas Technology Corp. product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
6. The prior written approval of Renesas Technology Corp. is necessary to reprint or reproduce in whole or in part these materials.
7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination.
Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
8. Please contact Renesas Technology Corp. for further details on these materials or the products contained therein.



RENESAS SALES OFFICES

<http://www.renesas.com>

Refer to "<http://www.renesas.com/en/network>" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A
Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited

Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.

Unit 204, 205, AZIA Center, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120
Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7898

Renesas Technology Hong Kong Ltd.

7th Floor, North Tower, World Finance Centre, Harbour City, 1 Canton Road, Tsimshatsui, Kowloon, Hong Kong
Tel: <852> 2265-6688, Fax: <852> 2730-6071

Renesas Technology Taiwan Co., Ltd.

10th Floor, No.99, Fushing North Road, Taipei, Taiwan
Tel: <886> (2) 2715-2888, Fax: <886> (2) 2713-2999

Renesas Technology Singapore Pte. Ltd.

1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632
Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd.

Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea
Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd

Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jalan Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia
Tel: <603> 7955-9390, Fax: <603> 7955-9510