

# **DSTni-EX User Guide**



**Section Five** 

Part Number 900-335 Revision A 3/04

### <span id="page-2-0"></span>**Copyright & Trademark**

© 2003 Lantronix, Inc. All rights reserved.

Lantronix and the Lantronix logo, and combinations thereof are registered trademarks of Lantronix, Inc. DSTni is a registered trademark of Lantronix, Inc. Ethernet is a registered trademark of Xerox Corporation. All other product names, company names, logos or other designations mentioned herein are trademarks of their respective owners.

- ◆ Am186 is a trademark of Advanced Micro Devices, Inc.
- ◆ Ethernet is a registered trademark of Xerox Corporation.
- SPI is a trademark of Motorola, Inc.

No part of this guide may be reproduced or transmitted in any form for any purpose other than the purchaser's personal use, without the express written permission of Lantronix, Inc.

#### **Lantronix**

15353 Barranca Parkway Irvine, CA 92618, USA Phone: 949-453-3990 Fax: 949-453-3995

#### **Technical Support**

Phone: 630-245-1445 Fax: 630-245-1717

#### **Master Distributor**

Grid Connect 1841 Centre Point Circle, Suite 143 Naperville, IL 60563 Phone: 630-245-1445 [www.gridconnect.com](http://www.gridconnect.com/)

Am186 is a trademark of Advanced Micro Devices, Inc. Ethernet is a registered trademark of Xerox Corporation. SPI is a trademark of Motorola, Inc.



### <span id="page-3-0"></span>**Warranty**

Lantronix warrants each Lantronix product to be free from defects in material and workmanship for a period specified on the product warranty registration card after the date of shipment. During this period, if a customer is unable to resolve a product problem with Lantronix Technical Support, a Return Material Authorization (RMA) will be issued. Following receipt of an RMA number, the customer shall return the product to Lantronix, freight prepaid. Upon verification of warranty, Lantronix will -- at its option -- repair or replace the product and return it to the customer freight prepaid. If the product is not under warranty, the customer may have Lantronix repair the unit on a fee basis or return it. No services are handled at the customer's site under this warranty. This warranty is voided if the customer uses the product in an unauthorized or improper way, or in an environment for which it was not designed.

Lantronix warrants the media containing its software product to be free from defects and warrants that the software will operate substantially according to Lantronix specifications for a period of **60 DAYS** after the date of shipment. The customer will ship defective media to Lantronix. Lantronix will ship the replacement media to the customer.

\* \* \* \*

In no event will Lantronix be responsible to the user in contract, in tort (including negligence), strict liability or otherwise for any special, indirect, incidental or consequential damage or loss of equipment, plant or power system, cost of capital, loss of profits or revenues, cost of replacement power, additional expenses in the use of existing software, hardware, equipment or facilities, or claims against the user by its employees or customers resulting from the use of the information, recommendations, descriptions and safety notations supplied by Lantronix. Lantronix liability is limited (at its election) to:

refund of buyer's purchase price for such affected products (without interest)

repair or replacement of such products, provided that the buyer follows the above procedures.

There are no understandings, agreements, representations or warranties, express or implied, including warranties of merchantability or fitness for a particular purpose, other than those specifically set out above or by any existing contract between the parties. Any such contract states the entire obligation of Lantronix. The contents of this document shall not become part of or modify any prior or existing agreement, commitment or relationship.

For details on the Lantronix warranty replacement policy, go to our web site at <http://www.lantronix.com/support/warranty/index.html>

## <span id="page-4-0"></span>**Contents**

 $\mathbf{r}$ 





## <span id="page-5-0"></span>**List of Tables**







# <span id="page-7-0"></span>**List of Figures**



# <span id="page-8-0"></span>*1: About This User Guide*

This User Guide describes the technical features and programming interfaces of the Lantronix DSTni-EX chip (hereafter referred to as "DSTni").

DSTni is an Application Specific Integrated Circuit (ASIC)-based single-chip solution (SCS) that integrates the leading-edge functionalities needed to develop low-cost, high-performance device server products. On a single chip, the DSTni integrates an x186 microprocessor, 16K-byte ROM, 256K-byte SRAM, programmable input/output (I/O), and serial, Ethernet, and Universal Serial Bus (USB) connectivity — key ingredients for device- server solutions. Although DSTni embeds multiple functions onto a single chip, it can be easily customized, based on the comprehensive feature set designed into the chip.

Providing a complete device server solution on a single chip enables system designers to build affordable, full-function solutions that provide the highest level of performance in both processing power and peripheral systems, while reducing the number of total system components. The advantages gained from this synergy include:

- Simplifying system design and increased reliability.
- Minimizing marketing and administration costs by eliminating the need to source products from multiple vendors.
- Eliminating the compatibility and reliability problems that occur when combining separate subsystems.
- Dramatically reducing implementation costs.
- Increasing performance and functionality, while maintaining quality and cost effectiveness.
- ◆ Streamlining development by reducing programming effort and debugging time.
- ◆ Enabling solution providers to bring their products to market faster.

These advantages make DSTni the ideal solution for designs requiring x86 compatibility; increased performance; serial, programmable I/O, Ethernet, and USB communications; and a glueless bus interface.

### <span id="page-9-0"></span>**Intended Audience**

This User Guide is intended for use by hardware and software engineers, programmers, and designers who understand the basic operating principles of microprocessors and their systems and are considering designing systems that utilize DSTni.

### <span id="page-9-1"></span>**Conventions**

This User Guide uses the following conventions to alert you to information of special interest.

The symbols # and n are used throughout this Guide to denote active LOW signals.

*Notes: Notes are information requiring attention.*

### <span id="page-9-2"></span>**Navigating Online**

The electronic Portable Document Format (PDF) version of this User Guide contains *hyperlinks*. Clicking one of these hyper links moves you to that location in this User Guide. The PDF file was created with Bookmarks and active links for the Table of Contents, Tables, Figures and cross-references.

### <span id="page-10-0"></span>**Organization**

This User Guide contains information essential for system architects and design engineers. The information in this User Guide is organized into the following chapters and appendixes.

- *Section 1: Introduction* Describes the DSTni architecture, design benefits, theory of operations, ball assignments, packaging, and electrical specifications. This chapter includes a DSTni block diagram.
- *Section 2: Microprocessor* Describes the DSTni microprocessor and its control registers.
- *Section 2: SDRAM* Describes the DSTni SDRAM and the registers associated with it.
- *Section 3: Serial Ports* Describes the DSTni serial ports and the registers associated with them.
- *Section 3: Programmable Input/Output* Describes DSTni's Programmable Input/ Output (PIO) functions and the registers associated with them.
- *Section 3: Timers* Describes the DSTni timers.
- *Section 4: Ethernet Controllers* Describes the DSTni Ethernet controllers.
- *Section 4: Ethernet PHY* Describes the DSTni Ethernet physical layer core.
- *Section 5: SPI Controller* Describes the DSTni Serial Peripheral Interface (SPI) controller.
- *Section 5: I2C Controller* Describes the DSTni  $I^2C$  controller.
- *Section 5: USB Controller* Describes the DSTni USB controller.
- *Section 5: CAN Controllers* Describes the DSTni Controller Area Network (CAN) bus controllers.
- *Section 6: Interrupt Controller* Describes the DSTni interrupt controller.
- *Section 6: Miscellaneous Registers* Describes DSTni registers not covered in other chapters of this Guide.
- *Section 6: Debugging In-circuit Emulator (Delce)*
- *Section 6: Packaging and Electrical* Describes DSTni's packaging and electrical characteristics.
- *Section 6: Applications* Describes DSTni's packaging and electrical characteristics.
- *Section 6: Instruction Clocks* Describes the DSTni instruction clocks.
- *Section 6: DSTni Sample Code*
- *Section 6: Baud Rate Calculations* Provides baud rate calculation tables.

# <span id="page-11-0"></span>*2: SPI Controller*

This chapter describes the DSTni Serial Peripheral Interface (SPI) controller. Topics include:

- ◆ [Theory of Operation](#page-11-1) on page 4
- ◆ [SPI Controller Register Summary](#page-12-0) on page 5
- ◆ [SPI Controller Register Definitions](#page-13-0) on page 6

### <span id="page-11-1"></span>**Theory of Operation**

#### <span id="page-11-2"></span>**SPI Background**

SPI is a high-speed synchronous serial input/output (I/O) port that allows a serial bit stream of programmed length (one to eight bits) to be shifted into and out of the device at a programmable bit-transfer rate.

SPI is an industry-standard communications interface that does not have specifications or a standards organizing group. As a result, there are no licensing requirements. Because of its simplicity, SPI is commonly used in embedded systems. Many semiconductor manufacturers sell a variety of sensor, conversion, and control devices that use SPI.

### <span id="page-11-3"></span>**DSTni SPI Controller**

The DSTni SPI controller is located at base I/O address B800h. It shares an interrupt with the  $I^2C$  controller and connects to interrupt 2. The SPI controller is enabled using the DSTni Configuration register. If set to 1, the SPI controller is enabled on serial port 3. This bit can reset to 1 with an external pull-up resistor. Normally it resets to 0 on reset or power-up.

The SPI bus is a 3-wire bus serial bus that links a serial shift register between a master device and a slave device. This design supports both master and slave operations. Typically, master and slave devices have an 8-bit shift register, for a combined register of 16 bits. During an SPI transfer, the master and slave shift registers by eight bits and exchange their 8-bit register values, starting with the most-significant bit.

The SPI interface is software configurable. The clock polarity, clock phase, SLVSEL polarity, clock frequency in master mode, and number of bits to be transferred are all software programmable. SPI supports multiple slaves on a single 3-wire bus by using separate Slave Select signals to enable the desired slave. Multiple masters are also fully supported and some support is provided for detecting collisions when multiple masters attempt to transfer at the same time.

A Wired-OR mode is provided which allows multiple masters to collide on the bus without risk of damage. In this mode, an external pull-up resistor is required on the Master Out Slave In (MOSI) ) and Master In Slave Out (MISO) pins. The wired-OR mode also allows the SPI bus to operate as a 2-wire bus by connecting the MOSI and MISO pins to form a single bi-directional data pin. Generally, pull-ups are recommended on all of the external SPI signals to ensure they are held in a valid state, even when the SPI interface is disabled. For some device connections, the ALT mode bit will swap the TX and RX pins.

The SPI controller has an enhanced mode called AUTODRV. This mode is valid in master mode. In this mode, the SLVSEL pin is driven active when data is written to the data register. After the last bit of data is shifted out, the SLVSEL goes inactive and an interrupt is generated. The INVCS bit can generate either a positive or negative true SLVSEL pin.

When operating as a slave, the SPI clock signal (SCLK) must be slower than 1/8th of the CPU clock (1/16th is recommended).

*Note: The SPI is fully synchronous to the CLK signal. As a result, SCLK is sampled and then operated on. This results in a delay of 3 to 4 clocks, which may violate the SPI specification if SCLK is faster than 1/8th of the CPU clock. In master mode, the SPI operates exactly on the proper edges, since the SPI controller is generating SCLK.* 

The SPI controller uses a 16-bit counter that is continually reloaded from DVD\_CNTR\_HI and DVD\_CNTR\_LO. The counter divides the CPU clock by this divider and uses the result to generate SCLK.

The SPI interface includes the internal interrupt connection, SPI interrupt.

- In SPI master mode, an SPI interrupt occurs when the Transmit Holding register is empty.
- In SPI slave mode, an SPI interrupt occurs when the SLVSEL pin transitions from active to inactive.

A familiar Interrupt Control register is provided for the SPI interrupt. The interrupt has a two CPU clock delay from SLVSEL in slave mode because of synchronization registers.

### <span id="page-12-0"></span>**SPI Controller Register Summary**



#### <span id="page-12-1"></span>**Table 2-1. SPI Controller Register Summary**

## <span id="page-13-0"></span>**SPI Controller Register Definitions**

### <span id="page-13-1"></span>**SPI\_DATA Register**

SPI\_DATA is the SPI Controller Data register.

### <span id="page-13-2"></span>**Table 2-2. SPI\_DATA Register**



### <span id="page-13-3"></span>**Table 2-3. SPI\_DATA Register Definitions**



### <span id="page-14-0"></span>**CTL Register**

CTL is the SPI Controller Control register.



### <span id="page-14-1"></span>**Table 2-4. CTL Register**

### <span id="page-14-2"></span>**Table 2-5. CTL Register Definitions**



### <span id="page-15-0"></span>**SPI\_STAT Register**

To clear a bit in the SPI\_STAT register, write a 1 to that bit.



### <span id="page-15-1"></span>**Table 2-6. SPI\_STAT Register**

### <span id="page-15-2"></span>**Table 2-7. SPI\_STAT Register Definitions**



### <span id="page-16-0"></span>**SPI\_SSEL Register**

SPI\_SSEL is the Slave Select Bit Count register.



### <span id="page-16-1"></span>**Table 2-8. SPI\_SSEL Register**

### <span id="page-16-2"></span>**Table 2-9. SPI\_SSEL Register Definitions**



### <span id="page-16-3"></span>**Table 2-10. BCNT Bit Settings**



### <span id="page-17-0"></span>**DVD\_CNTR\_LO Register**

DVD\_CNTR\_LO is the DVD Counter Low Byte register.



### <span id="page-17-2"></span>**Table 2-11. DVD\_CNTR\_LO Register**

#### <span id="page-17-3"></span>**Table 2-12. DVD\_CNTR\_LO Register Definitions**



### <span id="page-17-1"></span>**DVD\_CNTR\_HI**

DVD\_CNTR\_HI is the DVD Counter High Byte register.

#### <span id="page-17-4"></span>**Table 2-13. DVD\_CNTR\_HI Register**



#### <span id="page-17-5"></span>**Table 2-14. DVD\_CNTR\_HI Register Definitions**



# <span id="page-18-0"></span>*3: I 2 C Controller*

This chapter describes the DSTni  $I^2C$  controller. Topics include:

- ◆ [Features](#page-18-1) on page 11
- [Block Diagram](#page-19-0) on page 12
- ◆ [Theory of Operation](#page-19-1) on page 12
- ◆ [Programmer's Reference](#page-29-0) on page 22
- ◆ I<sup>2</sup>[C Controller Register Summary](#page-29-1) on page 22
- ◆ I<sup>2</sup>[C Controller Register Definitions](#page-30-0) on page 23
- $\bullet$

### <span id="page-18-1"></span>**Features**

- ◆ Master or slave operation
- **Multmaster operation**
- ◆ Software selectable acknowledge bit
- ◆ Arbitration-lost interrupt with automatic mode switching from master to slave
- ◆ Calling address identification interrupt with automatic mode switching from master to slave
- ◆ START and STOP signal generation/detection
- ◆ Repeated START signal generation
- ◆ Acknowledge bit generation/detection
- $\bullet$  Bus busy detection
- ◆ 100 KHz to 400 KHz operation

### <span id="page-19-0"></span>**Block Diagram**

[Figure 3-1](#page-19-3) shows a block diagram of the DSTni  $I^2C$  controller.

<span id="page-19-3"></span>



### <span id="page-19-1"></span>**Theory of Operation**

### <span id="page-19-2"></span>**I 2 C Background**

The  $I^2C$  bus is a popular serial, two-wire interface used in many systems because of its low overhead. Capable of 100 KHz operation, each device connected to the bus is software addressable by a unique address, with a simple master/slave protocol.

The  $I^2C$  bus consists of two wires, serial data (SDA), and a serial clock (SCL), which carry information between the devices connected to the bus. This two-wire interface minimizes interconnections, so integrated circuits have fewer pins, and the number of traces required on printed circuit boards is reduced.

The number of devices connected to the same bus is limited only by a maximum bus capacitance of 400 pF. Both the SDA and SCL lines are bidirectional, connected to a positive supply voltage via a pull-up resistor. When the bus is free, both lines are HIGH. The output stages of devices connected to the bus must have an open-drain or open-collector to perform the wired-AND function.

Each device on the bus has a unique address and can operate as either a transmitter or receiver. In addition, devices can also be configured as masters or slaves.

- $\blacklozenge$  A master is the device that initiates a data transfer on the bus and generates the clock signals to permit that transfer.
- Any other device that is being addressed is considered a slave.

The  $I^2C$  protocol defines an arbitration procedure to ensure that if more than one master simultaneously tries to control the bus, only one is allowed to do so and the message is not corrupted. The arbitration and clock synchronization procedures defined in the  $1^2C$  specification are supported by the DSTni  $I^2C$  controller.

### <span id="page-20-0"></span>**I 2 C Controller**

The  $I^2C$  controller base address is D000h and shares INT2 with the SPI controller. The  $I^2C$  bus interface requires two bi-directional buffers with open collector (or open drain) outputs and Schmitt inputs.

### <span id="page-20-1"></span>**Operating Modes**

The following sections describe the possible  $I<sup>2</sup>C$  operating modes:

- ◆ Master Transmit Mode, page 13
- ◆ Master Receive Mode, page 16
- Slave Transmit Mode, page 19
- ◆ Slave Receive Mode, page 20

#### <span id="page-20-2"></span>**Master Transmit Mode**

In master transmit mode, the  $I^2C$  controller transmits a number of bytes to a slave receiver.

To enter the master transmit mode, set the STA bit to one. The following actions occur:

- 1. The DATA register loads either a 7-bit slave address or the first part of a 10-bit slave address, with the least-significant bits cleared to zero, to specify transmit mode.
- 2. The M  $I^2C$  tests the  $I^2C$  bus and sends a START condition when the bus is free.
- 3. The IFLG bit is set and the status code in the Status register becomes 08h.
- 4. The IFLG bit clears to zero to prompt the transfer to continue.
- 5. After the 7-bit slave address (or the first part of a 10-bit address) and the write bit are sent, the IFLG is set again.

During this sequence, a number of status codes are possible in the Status register (see [Table](#page-21-0)  [3-1\)](#page-21-0).

*Note: In 10-bit addressing, after the first part of a 10-bit address and the write bit transmit successfully, the status code is 18h or 20h.* 

Code	I <sup>2</sup> C State	<b>Microprocessor Response</b>	<b>Next I<sup>2</sup>C Action</b>	
18h	Addr + W transmitted, <b>ACK</b> received	7-bit address: Write byte to DATA, clear IFLG	Transmit data byte, receive <b>ACK</b>	
		0 <sub>R</sub>		
		Set STA, clear IFLG	Transmit repeated START	
		<b>OR</b>		
		Set STP, clear IFLG	<b>Transmit STOP</b>	
		0 <sub>R</sub>		
		Set STA & STP, clear IFLG	Transmit STOP, then START	
		10-bit address: Write extended address byte to DATA, clear IFLG	Transmit extended address byte	
20h	Addr + W transmitted, ACK not received	Same as code 18h	Same as code 18h	
38h	<b>Arbitration</b> lost	Clear IFLG	Return to idle	
		0R		
		Set STA, clearIFLG	Transmit START when bus is free	
68h	Arbitration lost,	Clear IFLG, AAK=0	Receive data byte, transmit not ACK	
	SLA + W received, <b>ACK transmitted</b>	0R		
		Clear IFLG, AAK=1	Receive data byte, transmit ACK	
78h	Arbitration lost, general call addr received, ACK transmitted	Same as code 68h	Same as code 68h	
B <sub>0</sub> h	Arbitration lost, SLA + R received, ACK transmitted	Write byte to DATA, clear IFLG, $AAK=0$	Transmit last byte, receive ACK	
		0R		
		Write byte to DATA, clear IFLG, $AAK=1$	Transmit data byte, receive ACK	

<span id="page-21-0"></span>**Table 3-1. Master Transmit Status Codes** 

### **Servicing the Interrupt**

After servicing this interrupt, and transmitting the second part of the address, the Status register contains one of the codes in [Table 3-2.](#page-22-0)

*Note: If a repeated START condition transmits, the status code is 10h instead of 08h.* 

Code	$I2C$ State	<b>Microprocessor Response</b>	<b>Next I<sup>2</sup>C Action</b>
38h	Arbitration lost	Clear IFLG	Return to idle
		0R	
		Set STA, clear IFLG	Transmit START when bus free
68h	Arbitration lost, SLA + W received, <b>ACK transmitted</b>	Clear IFLG, AAK=0 0 <sub>R</sub>	Receive data byte, transmit not ACK
		Clear IFLG, AAK=1	Receive data byte, transmit ACK
B <sub>0</sub> h	Arbitration lost, SLA + R received, <b>ACK</b> transmitted	Write byte to DATA, Clear IFLG, $AAK=0$	Transmit data byte, receive ACK
		0R	
		Write byte to DATA, Clear IFLG, $AAK=1$	Transmit data byte, receive ACK
D <sub>0</sub> h	Second Address byte + W, transmitted ACK received	Write byte to DATA, clear IFLG	Transmit data byte, receive ACK
		0 <sub>R</sub>	
		Set STA, clear IFLG	<b>Transmit repeated START</b>
		0 <sub>R</sub>	
		Set STP, clear IFLG	<b>Transmit STOP</b>
		0 <sub>R</sub>	
		Set STA & STP, clear IFLG	Transmit STOP, then START
D <sub>8</sub> h	Second Address byte + W, transmitted ACK received	Same as code D0h	Same as code D0h

<span id="page-22-0"></span>**Table 3-2. Codes After Servicing Interrupts (Master Transmit)** 

#### **Transmitting Each Data Byte**

After each data byte transmits, the IFLG is set, and one of the three status codes in [Table 3-3](#page-23-0) is in the Status register.



<span id="page-23-0"></span>

#### **All Bytes Transmit Completely**

When all bytes transmit completely, set the STP bit by writing a 1 to this bit in the Control register. The  $I^2C$  controller:

- Transmits a STOP condition
- ◆ Clears the STP bit
- **← Returns to the idle state**

#### <span id="page-23-1"></span>**Master Receive Mode**

In master receive mode, the  $I^2C$  controller receives a number of bytes from a slave transmitter.

After the START condition transmits:

- 1. The IFLG bit is set and status code 08h is in the Status register.
- 2. The Data register has the slave address (or the first part of a 10-bit slave address), with the least-significant bits set to 1 to signify a read.
- 3. The IFLG bit is 0 and prompts the transfer to continue.
- 4. When the 7-bit slave address (or the first part of a 10-bit address) and the read bit transmit, the IFLG bit is set again.

A number of status codes are possible in the Status register, as shown in [Table 3-4.](#page-24-0)

*Note: In 10-bit addressing, after the first part of a 10-bit address and the read bit successfully transmit, the status code is 40h or 48h. If a repeated START condition transmits, the status code is 10h instead of 08h.* 



### <span id="page-24-0"></span>**Table 3-4. Master Receive Status Codes**

### **Servicing the Interrupt**

After servicing this interrupt and transmitting the second part of the address, the Status register contains one of the codes in [Table 3-5.](#page-25-0)



### <span id="page-25-0"></span>**Table 3-5. Codes After Servicing Interrupt (Master Receive)**

### **Receiving Each Data Byte**

After receiving each data byte, the IFLG is set and one of three status codes in [Table 3-6](#page-26-0) is in the Status register.

When all bytes are received, set the STP bit by writing a 1 to it in the Control register. The  $I^2C$ controller:

- ◆ Transmits a STOP condition
- ← Clears the STP bit
- $\leftarrow$  Returns to the idle state



#### <span id="page-26-0"></span>**Table 3-6. Codes After Receiving Each Data Byte**

### <span id="page-26-1"></span>**Slave Transmit Mode**

In the slave transmit mode, a number of bytes are transmitted to a master receiver.

The  $I^2C$  controller enters slave transmit mode when it receives its own slave address and a read bit after a START condition. The  $I^2C$  controller then transmits an acknowledge bit and sets the IFLG bit in the Control register. The Status register contains the status code A8h.

**Note:** If the  $\hat{f}$ C controller has an extended slave address (signified by F0h - F7h in the Slave *Address register), it transmits an acknowledge after receiving the first address byte, but does not generate an interrupt; the IFLG is not set and the status does not change. Only after receiving the second address byte does The I<sup>2</sup> C controller generate an interrupt and set the IFLG bit and status code as described above.* 

The  $I^2C$  controller can also enter slave transmit mode directly from a master mode if arbitration is lost in master mode during address transmission, and both the slave address and read bit are received. The status code in the Status register is B0h.

After the  $I^2C$  controller enters slave transmit mode:

- 1. The Data register loads the data byte to be transmitted, then IFLG clears.
- 2. The  $I^2C$  controller transmits the byte.
- 3. The  $I^2C$  controller receives or does not receive an acknowledge.

If the  $I<sup>2</sup>C$  controller receives an acknowledge:

- The IFLG is set and the Status register contains B8h.
- After the last transmission byte loads in the Data register, clear AAK when IFLG clears.
- After the last byte is transmitted, the IFLG is set and the Status register contains C8h.
- − The I<sup>2</sup>C controller returns to the idle state and the AAK bit must be set to 1 before slave mode can be entered again.

If the  $I^2C$  controller does not receive an acknowledge:

- The IFLG is set.
- The Status register contains C0h.
- − The I<sup>2</sup>C controller returns to the idle state.
- 4. If the  $I^2C$  detects a STOP condition after an acknowledge bit, it returns to the idle state.

#### <span id="page-27-0"></span>**Slave Receive Mode**

In slave receive mode, a number of data bytes are received from a master transmitter.

The  $I^2C$  controller enters slave receive mode when it receives its own slave address and write bit (least-significant bit = 0) after a START condition. The  $I^2C$  controller then transmits an acknowledge bit and sets the IFLG bit in the Control register. The Status register status code is 60h.

The  $I^2C$  controller also enters slave receive mode when it receives the general call address 00h (if the GCE bit in the Slave Address register is set). The status code is 70h.

**Note:** If the  $\hat{f}$ C controller has an extended slave address (signified by F0h - F7h in the Slave *Address register), it transmits an acknowledge after receiving the first address byte, but does not generate an interrupt; the IFLG is not set and the status does not change. Only after receiving the second address byte does the I<sup>2</sup> C controller generate an interrupt and set the IFLG bit and the status code as described above.* 

The  $I^2C$  controller also enters slave transmit mode directly from a master mode if arbitration is lost during address transmission, and both the slave address and write bit (or general call address if bit GCE in the Slave Address register is set to one) are received. The status code in the Status register is 68h if the slave address is received or 78h if the general call address is received. The IFLG bit must clear to 0 to allow the data transfer to continue.

If the AAK bit in the Control register is set to 1:

- 1. Receiving each byte transmits an acknowledge bit (LOW level on SDA) and sets the IFLG bit.
- 2. The Status register contains status code 80h (or 90h if slave receive mode was entered with the general call address).
- 3. The received data byte can be read from the Data register and the IFLG bit must clear to allow the transfer to continue.
- 4. When the STOP condition or repeated START condition is detected after the acknowledge bit, the IFLG bit is set and the Status register contains status code A0h.

If the AAK bit clears to zero during a transfer, the  $I^2C$  controller transfers a not acknowledge bit (high level on SDA) after the next byte is received and sets the IFLG bit. The Status register contains status code 88h (or 98h if slave receive mode was entered with the general call address). When the IFLG bit clears to zero, the  $I^2C$  controller returns to the idle state.

### <span id="page-28-0"></span>**Bus Clock Considerations**

### **Bus Clock Speed**

The  $I^2C$  bus can be defined for bus clock speeds up to 100 Kb/s and up to 400 Kb/s in fast mode.

To detect START and STOP conditions on the bus, the M  $I^2C$  must sample the  $I^2C$  bus at least 10 times faster than the fastest master bus clock on the bus. The sampling frequency must be at least 1 MHz (4 MHz in fast-mode) to guarantee correct operation with other bus masters.

The CLK input clock frequency and the value in CCR bits  $2 - 0$  determine the  $1<sup>2</sup>C$  sampling frequency. When the  $I^2C$  controller is in the master mode, it determines the frequency of the CLK input and the values in bits [2:0] and [6:3] of the Clock Control register (see [Clock Control](#page-35-0)  [Register](#page-35-0) on page [28\)](#page-35-0).

#### **Clock Synchronization**

If another device on the  $I^2C$  bus drives the clock line when the  $I^2C$  controller is in master mode, the  $I^2C$  controller synchronizes its clock to the  $I^2C$  bus clock.

- The device that generates the shortest high clock period determines the high period of the clock.
- The device that generates the longest LOW clock period determines the LOW period of the clock.

When the  $I^2C$  controller is in master mode and is communicating with a slow slave, the slave can stretch each bit period by holding the SCL line LOW until it is ready for the next bit. When the  $I<sup>2</sup>C$  controller is in slave mode, it holds the SCL line LOW after each byte transfers until the IFLG clears in the Control register.

#### **Bus Arbitration**

In master mode, the  $I^2C$  controller checks that each logical 1 transmitted appears on the  $I^2C$  bus as a logical 1. If another device on the bus overrules and pulls the SDA line LOW, arbitration is lost.

If arbitration is lost:

- $\blacklozenge$  While a data byte or Not-Acknowledge bit is being transmitted, the  $I^2C$  controller returns to the idle state.
- $\blacklozenge$  During the transmission of an address, the  $I^2C$  controller switches to slave mode so that it can recognize its own slave address or the general call address.

#### **Resetting the I2 C Controller**

There are two ways to reset the  $I^2C$  controller.

- ◆ Using the RSTIN# pin
- ◆ Writing to the Software Reset register

Using the RSTIN# pin reset method:

- Clears the Address, Extended Slave Address, Data, and Control registers to 00h.
- $\triangleleft$  Sets the Status register to F8h.
- ◆ Sets the Clock Control register to 00h.

Writing any value to the Software Reset register:

- Sets the  $I^2C$  controller back to idle.
- ◆ Sets the STP, STA, and IFLG bits of the Control register to 0.

### <span id="page-29-0"></span>**Programmer's Reference**

The DSTni  $I^2C$  controller base address is D000h. The controller shares interrupt 2 with the SPI controller. The I<sup>2</sup>C bus interface requires two bidirectional buffers, with open collector (or open drain) outputs and Schmitt inputs.

### <span id="page-29-1"></span>**I 2 C Controller Register Summary**

The A[2:0] address lines of the microprocessor interface provide access to the 8-bit registers in [Table 3-7.](#page-29-2)

On a hardware reset:

- ◆ Address, Extended Slave Address, Data, and Control register clear to 00h.
- ◆ The Status register is set to F8h.
- ◆ The Clock Control register is set to 00h.

On a software reset, the STP, STA and IFLG bits of the Control register are set to zero.

<b>A[2:0] Bits</b>			<b>Hex</b>	<b>Mnemonic</b>	<b>Register Description</b>	Page
A <sub>2</sub>	А1	A <sub>0</sub>	<b>Offset</b>			
0		0	D000	<b>ADDR</b>	Slave Address register	23
$\Omega$			D002	<b>DATA</b>	Data register	24
0		0	D004	<b>CNTR</b>	Control register	25
$\Omega$			D006	<b>STAT</b>	Status register	26
$\mathbf 0$			D007	<b>CCR</b>	Clock Control register	28
		$\Omega$	D008	<b>XADDR</b>	<b>Extended Slave Address register</b>	29
			D <sub>0</sub> OE	<b>SRST</b>	Software Reset register	29

<span id="page-29-2"></span>**Table 3-7. I2 C Controller Register Summary** 

## <span id="page-30-0"></span>**I 2 C Controller Register Definitions**

### <span id="page-30-1"></span>**Slave Address Register**



### <span id="page-30-2"></span>**Table 3-8. Slave Address Register**

### <span id="page-30-3"></span>**Table 3-9. Address Register Definitions**



### <span id="page-31-0"></span>**Data Register**

The Data register contains the transmission data/slave address or the receipt data byte.

- In transmit mode, the byte is sent most-significant bits first.
- In receive mode, the first bit received is placed in the register's most-significant bits.

After each byte transmits, the Data register contains the byte present on the bus; therefore, if arbitration is lost, the Data register has the correct receive byte.

#### <span id="page-31-1"></span>**Table 3-10. Data Register**



#### <span id="page-31-2"></span>**Table 3-11. Data Register Definitions**



### <span id="page-32-0"></span>**Control Register**



### <span id="page-32-1"></span>**Table 3-12. Control Register**

### <span id="page-32-2"></span>**Table 3-13. Control Register Definitions**





### <span id="page-33-0"></span>**Status Register**

The Status register is a Read Only register that contains a 5-bit status code in the five mostsignificant bits. The three least-significant bits are always zero. This register can contain any of the 31 status codes in [Table 3-16.](#page-34-1) When this register contains the status code F8h:

- $\leftrightarrow$  No relevant status information is available.
- $\bullet$  No interrupt is generated.
- ◆ The IFLG bit in the Control register is not set.

All other status codes correspond to a defined state of the  $I^2C$  controller, as described in Table [3-16.](#page-34-1)

When entering each of these states, the corresponding status code appears in this register and the IFLG bit in the Control register is set. When the IFLG bit clears, the status code returns to F8h

If an illegal condition occurs on the  $I^2C$  bus, the bus enters the bus error state (status code 00h). To recover from this state, set the STP bit in the Control register and clear the IFLG bit. The  $1^2C$ controller then returns to the idle state. No STOP condition transmits on the  $I^2C$  bus.

*Note: The STP and STA bits can be set to 1 at the same time to recover from the bus error, causing the I2 C controller to send a START.* 



#### <span id="page-33-1"></span>**Table 3-14. Status Register**

### <span id="page-34-0"></span>**Table 3-15. Status Register Definitions**



### <span id="page-34-1"></span>**Table 3-16. Status Codes**



#### <span id="page-35-0"></span>**Clock Control Register**

The Clock Control register is a Write Only register that contains seven least-significant bits. These least-significant bits control the frequency:

- At which the  $I^2C$  bus is sampled.
- $\blacklozenge$  Of the I<sup>2</sup>C clock line (SCL) when the I<sup>2</sup>C controller is in master mode.

The CPU clock frequency (of CLK) is first divided by a factor of  $2^N$ , where N is the value defined by bits 2 – 0 of the Clock Control register. The output of this clock divider is F0. F0 is then divided by a further factor of M+1, where M is the value defined by bits [6:3] of the Clock Control register. The output of this clock divider is F1.

The  $I^2C$  bus is sampled by the  $I^2C$  controller at the frequency defined by F0.

Fsamp =  $F0 = CLK / 2<sup>N</sup>$ 

The  $I^2C$  controller OSCL output frequency, in master mode, is F1 / 10:

FOSCL = F1 / 10 = CLK /  $(2<sup>N</sup> (M + 1) 10)$ 

Using two separately programmable dividers allows the master mode output frequency to be set independently of the frequency at which the  $I^2C$  bus is sampled. This is particularly useful in multi-master systems, because the frequency at which the  $I^2C$  bus is sampled must be at least 10 times the frequency of the fastest master on the bus to ensure that START and STOP conditions are always detected. By using two programmable clock divider stages, a high sampling frequency can be ensured, while allowing the master mode output to be set to a lower frequency.



#### <span id="page-35-1"></span>**Table 3-17. Clock Control Register**

<span id="page-35-2"></span>


# **Extended Slave Address Register**



### **Table 3-19. Extended Slave Address Register**

## **Table 3-20. Extended Slave Address Register Definitions**



# **Software Reset Register**

# **Table 3-21. Software Reset Register**







# *4: USB Controller*

This chapter describes the DSTni Universal Serial Bus (USB) controller. Topics include:

- ◆ [Features](#page-37-0) on page 30
- ◆ [Theory of Operation](#page-38-0) on page 31
- ◆ [USB Register Summary](#page-45-0) on page 38
- ◆ [USB Register Definitions](#page-46-0) on page 39
- ◆ [Host Mode Operation](#page-57-0) on page 50
- ◆ [Sample Host Mode Operations](#page-58-0) on page 51
- ◆ [USB Pull-up/Pull-down Resistors](#page-60-0) on page 53
- ◆ [USB Interface Signals](#page-61-0) on page 54

# <span id="page-37-0"></span>**Features**

- ◆ Fully USB 1.1-compliant device
- ◆ 8 bidirectional endpoints
- ◆ DMA or FIFO data-stream interface
- ◆ Host-mode logic for emulating a PC host
- ◆ Supports embedded host controller

# <span id="page-38-0"></span>**Theory of Operation**

## **USB Background**

USB is a serial bus operating at 12 Mb/s. USB provides an expandable, hot-pluggable Plugand-Play serial interface that ensures a standard, low-cost socket for adding external peripheral devices.

USB allows the connection of up to 127 devices. Devices suitable for USB range from simple input devices such as keyboards, mice, and joysticks, to advanced devices such as printers, scanners, storage devices, modems, and video-conferencing cameras.

Version 1.1 of the USB specification provides for peripheral speeds of up to 1.5 Mbps for lowspeed devices and up to 12 Mbps for full-speed devices.

## **USB Interrupt**

The DSTni USB interrupt is located at base input/output (I/O) of 9800h. It is logically ORed with external interrupt 3.

## **USB Core**

The USB core has three functional blocks.

- ◆ Serial Interface Engine (SIE)
- **Microprocessor Interface**
- ◆ Digital Phase-Locked Loop Logic

#### **Serial Interface Engine**

The USB Serial Interface Engine (USB SIE) has two major sections: Tx Logic and Rx Logic.

Tx Logic formats and transmits data packets that the microprocessor builds in memory. These packets are converted from a parallel-to-serial data stream. Tx Logic performs all the necessary USB data formatting, including:

- ◆ NRZI encoding
- **◆** Bit-stuff
- ◆ Cyclic Redundancy Check (CRC) computation
- ◆ Addition of SYNC field and EOP

The Rx Logic receives USB data and stores the packets in memory so the microprocessor can process them. Serial USB data converts to a byte-wide parallel data stream and is stored in system memory. The receive logic:

- ◆ Decodes an NRZ USB serial data stream
- ◆ Performs bit-stuff removal
- ◆ Performs CRC check, PID check, and other USB protocol-layer checks

#### **Microprocessor Interface**

The USB microprocessor interface is made up of a slave interface and a master interface.

- $\bullet$  The slave interface consists of a number of USB control and configuration registers. USB internal registers can be accessed using a simple microprocessor interface.
- The master interface is the integrated DMA controller that transfers packet data to and from memory. The DMA controller facilitates USB endpoint data transfer efficiently, while limiting microprocessor involvement.

#### **Digital Phase Lock Loop Logic**

The USB Digital Phase Lock Loop (DPLL) maintains a 12 MHz clock source that is locked to the USB data steam. The DPLL requires a 48 MHz clock to 4x oversample the USB data stream and detect transitions. These transitions are used to synthesize a nominally 12 MHz USB clock.

The DPLL also detects single-ended zeros, end-of-packet strobes, and NRZI decoding of the serial data stream for the Rx Logic. All DPLL outputs are synchronized to the 12 MHz clock to connect seamlessly to the USB core.

#### **USB Hardware/Software Interface**

The USB block combines hardware and software to efficiently implement USB target applications. While the USB SIE handles the low-level USB Protocol Layer, the CPU handles the higher level USB Device Framework, buffer management, and peripheral dependent functions.

The hardware/software interface of the USB provides both a slave interface and a master interface.

- ◆ The slave interface consists of the Control Registers Block (CRB), which configure the USB and provide status and interrupts to the microprocessor.
- The master interface is the USB integrated DMA controller, which interrogates the Buffer Descriptor Table (BDT), and transfers USB data to or from system memory. The Buffer Descriptor Table (BDT) allows the microprocessor and USB to efficiently manage multiple endpoints with very little CPU overhead.

#### **Buffer Descriptor Table**

The USB uses a Buffer Descriptor Table (BDT) in system memory to manage USB endpoint communications efficiently. The BDT resides on a 256-byte boundary in system memory and is pointed to by the BDT Page register.

Every endpoint direction requires two 4-byte Buffer Descriptor entries. Therefore, a system with 16 fully bidirectional endpoints requires 256 bytes of system memory to implement the BDT. The two Buffer Descriptor (BD) entries allow for an EVEN BD and ODD BD entry for each endpoint direction. This allows the microprocessor to process one BD while the USB processes the other BD. Double buffering BDs in this way lets the USB easily transfer data at the maximum throughput provided by USB.

#### **Figure 4-1. Buffer Descriptor Table**



The microprocessor manages buffers intelligently for the USB by updating the BDT as necessary. This allows the USB to handle data transmission and reception efficiently while the microprocessor performs communication-overhead processing and other function-dependent applications. Because the microprocessor and the USB share buffers, DSTni uses a simple semaphore mechanism to distinguish who is allowed to update the BDT and buffers in system memory.

The semaphore bit, also known as the OWN bit, is set to 0 when the microprocessor owns the BD entry. The microprocessor has read and write access to the BD entry and the buffer in system memory when the OWN bit is 0.

When the OWN bit is set to 1, the USB owns the BD entry and the buffer in system memory. The USB has full read and write access and the microprocessor should not modify the BD or its corresponding data buffer. The BD also contains indirect address pointers to where the actual buffer resides in system memory.

#### **Rx vs. Tx as a Target Device or Host**

The USB core can function as either a USB target device (function) or a USB host, and can switch operating modes between host and target device under software control. In either mode, the USB core uses the same data paths and buffer descriptors for transmitting and receiving data. Consequently, in this section and the rest of this chapter, the following terms are used to describe the direction of the data transfer between the USB and the USB device.

- $\blacktriangleright$  Rx (or receive) describes transfers that move data from the USB to memory.
- Tx (or transmit) describes transfers that move data from memory to the USB.

[Table 4-1](#page-41-0) shows how the data direction corresponds to the USB token type in host and target device applications

#### <span id="page-41-0"></span>**Table 4-1. USB Data Direction**



#### **Addressing BDT Entries**

Before describing how to access endpoint data via the USB or microprocessor, it is important to understand the BDT addressing mechanism. The BDT occupies up to 256 bytes of system memory. Sixteen bidirectional endpoints can be supported with a full BDT of 256 bytes. Eight bytes are needed for each USB endpoint direction. Applications with less than 16 endpoints require less Random Access Memory (RAM) to implement the BDT.

The BDT Page register points to the starting location of the BDT. The BDT must reside on a 256-byte boundary in system memory. All enabled TX and RX endpoint BD entries are indexed into the BDT for easy access via the USB or microprocessor.

When the USB receives a USB token on an enabled endpoint, it uses its integrated DMA controller to interrogate the BDT. The USB reads the corresponding endpoint BD entry to determine if it owns the BD and corresponding buffer in system memory. To compute the entry point in to the BDT, the BDT PAGE register is concatenated with the current endpoint and the TX and ODD fields to form the following 16- bit address.



#### **Table 4-2. 16-Bit USB Address**



#### **Table 4-3. 16-Bit USB Address Definitions**

#### **Buffer Descriptor Formats**

Buffer Descriptors (BDs) provide endpoint buffer control information for the USB and microprocessor. BDs have different meanings based on which unit is reading the descriptor in memory.

The USB controller and microprocessor use the data stored in the BDs to determine the items in [Table 4-4.](#page-42-0)



## <span id="page-42-0"></span>**Table 4-4. BDT Data Used by USB Controller and Microprocessor**

[Table 4-5](#page-42-1) shows the USB BD format.

# <span id="page-42-1"></span>**Table 4-5. USB Buffer Descriptor Format**







# **USB Transaction**

When the USB transmits or receives data:

- 1. The USB uses the address generation in [Table 4-5](#page-42-1) to compute the BDT address.
- 2. After reading the BDT, if the OWN bit equals 1, the SIE DMAs the data to or from the buffer indicated by the BD's ADDR field.
- 3. When the TOKEN is complete, the USB updates the BDT and changes the OWN bit to 0 if KEEP is 0.
- 4. The USB updates the STAT register and sets the TOK\_DNE interrupt.
- 5. When the microprocessor processes the TOK\_DNE interrupt:
- 6. The microprocessor reads the status register for the information it needs to process the endpoint
- 7. The microprocessor allocates a new BD, so the endpoint can transmit or receive additional USB data, then processes the last BD.

[Figure 4-2](#page-44-0) shows a time line for processing a typical USB token.



<span id="page-44-0"></span>**Figure 4-2. USB Token Transaction** 

# <span id="page-45-0"></span>**USB Register Summary**



# **Table 4-7. USB Register Summary**

# <span id="page-46-0"></span>**USB Register Definitions**

The following sections provide the USB register definitions. In these sections:

- ◆ The register mnemonic is provided for reference purposes.
- ◆ The register address shown is the address location of the register in the CRB.
- ◆ The initialization value shown is the register's initialization value at reset.

## <span id="page-46-1"></span>**Interrupt Status Register**

The Interrupt Status register contains bits for each of the interrupt sources in the USB. Each bit is qualified with its respective interrupt enable bits. All bits of the register are logically OR'ed together to form a single interrupt source for the microprocessor. Once an interrupt bit has been set, it can only be cleared by writing a one to the respective interrupt bit.

The Interrupt Mask contains enable bits for each of the interrupt sources within the USB. Setting any of these bits will enable the respective interrupt source in the register. This register contains the hex value 0000 after a reset (all interrupts disabled).



#### **Table 4-8. Interrupt Status Register**

#### **Table 4-9. 16- Interrupt Status Register Definitions**





# <span id="page-48-0"></span>**Error Register**

The Error register contains bits for each of the error sources in the USB. Each of these bits is qualified with its respective error enable bits. The result is OR'ed together and sent to the ERROR bit of the Interrupt Status register. Once an interrupt bit has been set it may only be cleared by writing a one to the respective interrupt bit. Each bit is set as soon as the error condition is detected. Therefore, the interrupt typically will not correspond with the end of a token being processed. The Error register contains enable bits for each of the error interrupt sources within the USB. Setting any of these bits enables the respective error interrupt source in the ERROR register. This register contains the hex value 0000 after a reset (all errors disabled).



### **Table 4-10. Error Interrupt Status Register**







## <span id="page-50-0"></span>**Status Register**

The Status register reports the transaction status within the USB. When the microprocessor has received a TOK\_DNE interrupt, the Status register should be read to determine the status of the previous endpoint communication. The data in the status register is valid when the TOK\_DNE interrupt bit is asserted.

The Status register is actually a read window into a status FIFO maintained by the USB. When the USB uses a BD, it updates the status register. If another USB transaction is performed before the TOK\_DNE interrupt is serviced the USB will store the status of the next transaction in the STAT FIFO. Therefore, the Status register is actually a four byte FIFO which allows the microprocessor to process one transaction while the SIE is processing the next. Clearing the TOK\_DNE bit in the Interrupt Status register causes the SIE to update the Status register with the contents of the next STAT value. If the data in the STAT holding register is valid, the SIE will immediately reassert the TOK\_DNE interrupt.





#### **Table 4-13. Status Register Definitions**





# <span id="page-52-0"></span>**Address Register**

The Address register contains the unique USB address that the USB decodes in peripheral mode (HOST\_MODE\_EN=0). In host mode (HOST\_MODE\_EN=1), the USB transmits this address with a TOKEN packet. This enables the USB to uniquely address any USB peripheral. In either mode the USB EN bit in the Control register must be set. The register resets to 00h after the reset input activates or the USB decodes a USB reset signal. This action initializes the address register to decode address 00h, in keeping with the USB specification.

*Note: The Buffer Descriptor Table Page register contains part of the 24 bit address used to compute the address where the current Buffer Descriptor Table (BDT) resides in system memory.*



#### **Table 4-14. Address Register**

#### **Table 4-15. 16- Address Register Definitions**



# <span id="page-53-0"></span>**Frame Number Registers**

The Frame Number registers contain the 11-bit frame number. The current frame number is updated in these registers when a SOF\_TOKEN is received.



## **Table 4-16. Frame Number Register**

## **Table 4-17. Frame Number Register Definitions**



# <span id="page-54-0"></span>**Token Register**

The Token register performs USB transactions when in host mode (HOST\_MODE\_EN=1). When the host microprocessor wants to execute a USB transaction to a peripheral, it writes the TOKEN type and endpoint to this register. After this register is written, the USB begins the specified USB transaction to the address contained in the Address register.

The host microprocessor must always check that the TOKEN\_BUSY bit in the control register is not set before performing a write to the Token register. This ensures that token commands are not overwritten before they execute.

The Address register is also used when performing a token command and therefore must also be written before the Token register. The Address register is used to correctly select the USB peripheral address that will be transmitted by the token command.

The SOF Threshold register is used only in host mode. When host mode is enabled, the 14-bit SOF counter counts the interval between SOF frames. The SOF must be transmitted every 1us so the SOF counter is loaded with a value of 12000. When the SOF counter reaches zero, a Start-of-Frame (SOF) token is transmitted. The SOF Threshold register programs the number of USB byte times before the SOF to stop initiating token packet transactions. This register must be set to a value that ensures that other packets are not actively being transmitted when the SOF timer counts to zero. When the SOF counter reaches the threshold value, token transmission stops until after the SOF has been transmitted. The value programmed into the Threshold register must reserve enough time to ensure that the worst case transaction will complete. In general, the worst case transaction is a IN token, followed by a data packet from the target, followed by the response from the host. The actual time required is a function of the maximum packet size on the bus. Typical values for the SOF threshold are:

- $\leftrightarrow$  64 byte packets=74
- $\triangle$  32 byte packets=42
- $\bullet$  16 byte packets=26
- $\bullet$  8 byte packets=18



# **Table 4-18. Token Register**

# **Table 4-19. Token Register Definitions**



### <span id="page-55-0"></span>**Table 4-20. Valid PID Tokens**



# <span id="page-56-0"></span>**Endpoint Control Registers**

The Endpoint Control registers contain the endpoint control bits for the 16 endpoints available on USB for a decoded address. These four bits define all the control necessary for any one endpoint. Endpoint 0 (ENDPT0) is associated with control pipe 0, which is required by USB for all functions. Therefore, after receiving a USB\_RST interrupt, the microprocessor sets ENDPT0 to contain 0Dh.











#### <span id="page-57-1"></span>**Table 4-23. Endpoint Control Register Definitions**

# <span id="page-57-0"></span>**Host Mode Operation**

A unique feature of the USB core is its host mode logic. This logic lets devices such as digital cameras and palmtop computers work as a USB host controller. Host mode lets a peripheral such as a digital camera connect directly to a USB-compliant printer. Digital photos can then be easily printed without having to upload them to a PC. Similarly, with palmtop computer applications, a USB-compliant keyboard/mouse can connect to the palmtop computer for easy interaction.

Host mode is designed for handheld-portable devices, allowing easy connection to simple Human Interface Device (HID)-class devices such as printers and keyboards. It is not intended to perform the functions of full Open Host Controller Interface (OHCI)- or Universal Host Controller Interface (UHCI)-compatible host controllers found on PC motherboards.

Host mode allows bulk, isochronous, interrupt and control transfers. Bulk data transfers are performed at nearly the full USB bus bandwidth. Support is provided for ISO transfers; however, the number of ISO streams that can be practically supported depends on the interrupt latency of the microprocessor servicing the token-done interrupts from the SIE. Custom drivers must be written to support host mode. The USB is not supported by Windows 98 as a USB host controller.

The USB core can operate as either a target device or in host mode. It cannot operate in both modes simultaneously.

To enable host mode, set the HOST\_MODE\_EN bit in the Status register (see Status Register on page [43\)](#page-50-0). Host mode also uses the following registers:

- ◆ [Token Register](#page-54-0) on page 47
- ◆ SOF Threshold register on page 47

During host mode, only endpoint zero is used. Software must disable all other endpoints.

# <span id="page-58-0"></span>**Sample Host Mode Operations**



#### **Figure 3. Enable Host Mode and Configure a Target Device**



### **Figure 4. Full-Speed Bulk Data Transfers to a Target Device**

# <span id="page-60-0"></span>**USB Pull-up/Pull-down Resistors**

USB uses pull-up or pull-down resistors to determine when an attach or detach event occurs on the bus. Host mode complicates the resistors, since it requires devices to operate as either a USB target device or a USB host. [Figure 4-5](#page-60-1) shows the two resistor combinations required for USB targets and hosts.

Normally, the USB operates in normal mode with HOST\_MODE\_EN=0. This mode enables resistor R1 and disables the R2 resistors. When the device connects to a PC host, the host recognizes that DPLUS is pulled up, indicating that a full-speed device is attached.

When the device is in host mode (HOST\_MODE\_EN=1), the R2 resistors are enabled and the R1 resistor is disabled. When a USB target connects to the USB, the R1 in the target causes the DPLUS signal (or DMINUS for a low-speed device) to go HIGH, activating the ATTACH interrupt.



<span id="page-60-1"></span>**Figure 4-5. Pull-up/Pull-down USB** 

# <span id="page-61-0"></span>**USB Interface Signals**



# *5: CAN Controllers*

This chapter describes the DSTni CAN controller. Topics include:

- ◆ [CANBUS Background](#page-63-0) on page 56
- ◆ [Features](#page-64-0) on page 57
- ◆ [Theory of Operation](#page-65-0) on page 58
- ◆ [CAN Register Summaries](#page-65-1) on page 58
- ◆ [CAN Register Definitions](#page-70-0) on page 63
- ◆ [CAN Bus Interface](#page-91-0) on page 84

This chapter assumes you have a working knowledge of the CAN bus protocols. Discussions involving CANBUS beyond the scope of DSTni are not covered in this chapter. For more information about CANBUS, and the higher level protocols that use it as a physical transport medium, visit the CAN Automation Web site at

http://www.can-cia.de. Bosch is the originator of the CAN bus and can be contacted at http://www.bosch.com.

# <span id="page-63-0"></span>**CANBUS Background**

CAN is a fast and highly reliable, multicast/multimaster, prioritized serial communications protocol that is designed to provide reliable and cost-effective links. CAN uses a twisted-pair cable to communicate at speeds of up to 1 MB/s with up to 127 nodes. It was originally developed to simplify wiring in automobiles. Today, it is often used in automotive and industrialcontrol applications.

#### **Data Exchanges and Communication**

A CAN message contains an identifier field, a data field and error, acknowledgement, and cyclic Redundancy check (CRC) fields.

- ◆ The identifier field consists of 11 bits for CAN 2.0A or 29 bits for CAN 2.0B.
- ◆ The size of the data field is variable, from zero to 8 bytes.

When data transmits over a CAN network, no individual nodes are addressed. Instead, the message is assigned an identifier that uniquely identifies its data content.

The identifier defines not only the message content, but also the message priority. Any node can access the bus. After successful arbitration by one node, all other nodes on the bus become receivers. After receiving the message correctly, these nodes perform an acceptance test to determine if the data is relevant to that particular node. Therefore, it is not only possible to perform communication on a peer-to-peer basis, where a single node accepts the message; it is also possible to perform broadcast and synchronized communications, whereby multiple nodes can accept the same message that is sent in a single transmission.

### **Arbitration and Error Checking**

CAN employs the Carrier Sense Multiple Access with Collision Detection (CSMA/CD) mechanism to arbitrate access to the bus. Unlike other bus systems, CAN does not use acknowledgement messages, which cost bandwidth on the bus. All nodes check each frame for errors. Any node in the system that detects an error immediately signals this to the transmitter. By having all nodes check for errors in transmitted frames, CAN provides high network data security.

CANBUS error checking includes:

- **← CRC errors**
- ◆ Acknowledgement errors
- **←** Frame errors
- **←** Bit errors
- **◆** Bit stuffing errors

The concept of bit stuffing involves inserting a bit of opposite polarity when more than five consecutive bits have the same polarity. If an error is detected by any of the other nodes, regardless of whether the message was meant for it or not, the current transmission aborts by transmission of an active error frame. An active error frame consists of six consecutive dominant bits and prevents other nodes from accepting the erroneous message. The active error frame violates bit stuffing and can also corrupt the fixed form of the frame, causing other nodes to transmit their own active error frames. After an active error frame, the transmitting node retransmits the frame automatically within a fixed period of time.

# **CANBUS Speed and Length**

Table 7-1 shows the relationship between the bit rate and cable length.



## **Table 5-1. Bit Rates for Different Cable Lengths**

# <span id="page-64-0"></span>**Features**

- ◆ Three programmable acceptance filters
	- − Message filter covers: ID, IDE, RTR, 16 DATA bits
	- − Each filter has its own enable flag
- Transmit Path
	- Three Tx message holding registers with internal priority arbiter
	- − Message abort command
- Receive FIFO
	- Four message deep receive FIFO
	- FIFO status indicator
- Bus coupler
	- − Intel style interface module
	- − Full synchronous zero wait-states interface
	- − Status and configuration interface
- ◆ Programmable Interrupt Controller
- **►** Listen only mode
- ◆ CANbus analysis functions
	- − Arbitration lost capture
	- Error event capture
	- − Actual frame reference pointer
- Programmable CANbus physical layer interface

# <span id="page-65-0"></span>**Theory of Operation**

The CAN controller appears to the microprocessor as an I/O device. Each peripheral has 256 bytes of I/O address space allocated to it. CAN0 and CAN1 share Interrupt 6.



#### <span id="page-65-2"></span>**Table 5-2. CAN I/O Address**

# <span id="page-65-1"></span>**CAN Register Summaries**

DSTni contains two independent CAN channels. Operation and access to each device, however, is the same. The only difference is the starting I/O base address for each channel, as shown in [Table 5-2.](#page-65-2)

Both CAN channels have their registers located and fixed in the internal I/O space of the DSTni chip. Both are implemented as true 16-bit devices. Therefore, all accesses made to the CAN channel registers must be 16-bit I/O-type accesses in the I/O space. Byte accesses result in erroneous operation.

Each CAN channel has 62, 16-bit registers. These registers allow for configuration, control, status, and operational data. [Table 5-3](#page-65-3) the 16-bit register mapping for both CAN channels of these registers. The hex offsets shown in the table are offset from the base addresses in [Table](#page-65-2)  [5-2.](#page-65-2)

### **Register Summary**

<b>Hex Offset</b>	<b>Register</b>
00	TxMessage 0: ID, ID28-13
02	ID12-00
04	TxMessage 0: Data, D55-48, D63-56
06	D39-32, D47-40
08	D23-16, D31-24
0A	D07-00, D15-08
0C	TxMessage 0: RTR, IDE, DLC 3-0
0E	TxMessage 0: Control Flags, TXAbort, TRX
10	TxMessage 1: ID, ID28-13
12	ID12-00
14	TxMessage 1: Data, D55-48, D63-56
16	D39-32, D47-40
18	D23-16, D31-24
1A	D07-00, D15-08
1C	TxMessage 1: RTR, IDE, DLC 3-0
1E	TxMessage_1: Control Flags, TXAbort, TRX
20	TxMessage_2: ID, ID28-13
22	ID12-00
24	TxMessage 2: Data, D55-48, D63-56
26	D39-32, D47-40
28	D23-16, D31-24
2A	D07-00, D15-08
2C	TxMessage_2: RTR, IDE, DLC_3-0
2E	TxMessage 2: Control Flags, TXAbort, TRX

<span id="page-65-3"></span>**Table 5-3. CAN Channel Register Summary** 



# **Detailed CAN Register Map**



# **Table 5-4. Detailed CAN Register Map**





# <span id="page-70-0"></span>**CAN Register Definitions**

## **TX Message Registers**

To avoid priority inversion issues in the transmit path, three transmit buffers are available with a built-in priority arbiter. When a message is transmitted, the priority arbiter evaluates all pending messages and selects the one with the highest priority. The message priority is re-evaluated after each message abort event such as arbitration loss.

**Figure 5-1. TX Message Routing** 



#### **Sending a Message**

The following sequence describes how to send a message.

- 1. Write message into one of the Transmit Message Holding registers TxMessage0/1/2).
- 2. Request transmission by setting the respective TRX flag. This flag remains set as long as the message holding registers contains this message. The content of the message buffer must not be changed while the TRX flag is set.
- 3. The TRX flags remain set as long as the message transmit request is pending.
- 4. The successful transfer of a message is indicated by the respective tx xfer interrupt and by releasing the TRX flag. Depending on the tx\_level configuration settings, an additional interrupt source tx\_msg is available to indicate that the Message Holding registers are empty or below a certain level.

#### **Removing a Message from a Transmit Holding Register**

A message can be removed from one of the three Transmit Holding registers (TxMessage0/1/2) by setting the TxAbort flag. Use following procedure to remove the contents of a particular TxMessage buffer:

- 5. Set TxAbort to request the message removal.
- 6. This flag remains set as long as the message abort request is pending. It is cleared when either the message won arbitration (tx\_xmit interrupt active) or the message was removed (tx\_xmit interrupt inactive).

# **Tx Message Registers**

[Table 5-5](#page-71-0) shows TxMessage\_0 registers. The registers for TxMessage\_1 and TxMessage\_2 are identical except for the offsets.



#### <span id="page-71-0"></span>**Table 5-5. TxMessage\_0:ID28**

#### **Table 5-6. TxMessage\_0:ID12**



#### **Table 5-7. TxMessage\_0:Data 55**



#### **Table 5-8. TxMessage\_0:Data 39**



#### **Table 5-9. TxMessage\_0:Data 23**



#### **Table 5-10. TxMessage\_0:Data 7**



#### **Table 5-11. TxMessage\_0:RTR**


# **Table 5-12. TxMessage\_0:Ctrl Flags**



# **Table 5-13. TxMessage\_0 Register Definitions**



# **RX Message Registers**

A 4-message-deep FIFO stores the incoming messages. Status flags indicate how many messages are stored. Additional flags determine from which acceptance filter the actual message is coming from.





To read received messages:

- 1. Wait for rx\_msg interrupt.
- 2. MessageReadLoop:
	- $\leftarrow$  read message
	- ◆ acknowledge 'message read' by writing a ' 1' to MsgAv register
	- ◆ read MsgAv; reading a ' 1' means a new message is available
	- ◆ IF MsgAv=1 THEN jump to MessageReadLoop
- 3. Acknowledge rx\_msg interrupt by writing a ' 1' to this register location.

# **Rx Message Registers**

The following table shows RxMessage registers. See the complete register table at the start of this section.



### **Table 5-14. RxMessage:ID28**

#### **Table 5-15. Rx Message: ID28 Register Definitions**



#### **Table 5-16. RxMessage:ID12**



#### **Table 5-17. Rx Message: ID12 Register Definitions**



#### **Table 5-18. Rx Message: Data 55**



#### **Table 5-19. Rx Message: Data 55 Register Definitions**





### **Table 5-20. Rx Message: Data 39**

### **Table 5-21. Rx Message: Data 39 Register Definitions**



#### **Table 5-22. Rx Message: Data 23**



#### **Table 5-23. Rx Message: Data 23 Register Definitions**



#### **Table 5-24. Rx Message: Data 7**



### **Table 5-25. Rx Message: Data 7 Register Definitions**



# **Table 5-26. RxMessage: RTR**



# **Table 5-27. Rx Message: RTR Register Definitions**



### **Table 5-28. Rx Message: Msg Flags**



## **Table 5-29. Rx Message: Msg Flags Register Definitions**



# **Error Count and Status Registers**

### **Table 5-30. Tx/Rx Error Count**



# **Table 5-31. Tx\Rx Error Count Register Definitions**



#### **Table 5-32. Error Status**



### **Status Register Definitions**





# **Table 5-34. Tx/Rx Message Level Register**

# **Table 5-35. Tx/Rx Message Level Register Definitions**



# **Interrupt Flags**

The following flags are set on internal events (they activate an interrupt line when enabled). They are cleared by writing a ' 1' to the appropriate flag. Acknowledging the tx\_msg interrupt also acknowledges all tx\_xmit interrupt sources. Acknowledging one of the tx\_xmit interrupt sources also acknowledges the tx\_msg interrupt.

*Note: The reset value of this register's bits is indeterminate.* 



#### **Table 5-36. Interrupt Flags**



#### **Table 5-37. Interrupt Flag Definitions**

# **Interrupt Enable Registers**

All interrupt sources are grouped into three groups (traffic, error and diagnostics interrupts). To enable a particular interrupt, set its enable flag to ' 1' .



## **Table 5-38. Interrupt Enable Registers**

#### **Table 5-39. Interrupt Enable Register Definitions**





# **CAN Operating Mode**

The CAN modules can be used in different operating modes. By disabling transmitting data, it is possible to us the CAN in listen only mode enabling features such as automatic bit rate detection. The two modules can be used in an on-chip loop-back mode.



#### **Table 5-40. Interrupt Enable Registers**





# **Figure 5-3. CAN Operating Mode**



*Note: The Loopback Mode register in CAN module 2 is not functional. For proper operation in loopback mode, the configuration of both CAN modules must be the same.* 

# **CAN Configuration Registers**

The following registers set bit rate and other configuration parameters.

<b>BIT</b>	15	14	13	12	11	10	9	с o		o	b	4	J.	◠		0
<b>OFFSET</b>								4Ch								
<b>FIELD</b>			III			<b>BR10</b>	BR <sub>09</sub>	R <sub>08</sub> ≃	∼ $\circ$ ∝ ≃	ဖ Ř ന	ທ <b>BRO</b>	4 BR <sub>O</sub>	R <sub>03</sub> $\overline{m}$	R <sub>02</sub> $\overline{m}$	BR <sub>01</sub>	BR <sub>00</sub>
<b>RESET</b>		0	0	0	0						0	0		0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W

**Table 5-42. Bit Rate Divisor Register** 





**Table 5-44. Configuration Register** 

<b>BIT</b>	15	14	13	12	11	10	9	8		о	5	4	3	າ ◢		0
<b>OFFSET</b>		4Eh														
<b>FIELD</b>	<b>MSG</b> OVR	$\sim$ $\sim$ S –	$\overline{ }$ $\sim$ S –	$\circ$ $\sim$ w ⊢	ო $\overline{ }$ S ⊢	$\sim$ $\overline{ }$ S ⊢	$\overline{ }$ $\overline{ }$ ၯ ⊢	$\circ$ $\overline{ }$ ၯ ⊢		III		S ш $\alpha$ O – ৰ	CFG_SJW1		<b>NOD</b> <b>SAMP</b>	≏ $\overline{S}$ EDGE
<b>RESET</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W





The following relations exist for bit time, time quanta, time segments ½, and the data sampling point.

<span id="page-84-0"></span>**Figure 5-4. Bit Time, Time Quanta, and Sample Point Relationships** 



Bittime =  $(1 + (t \text{seg1} + 1) + (t \text{seg2} + 1))$  x timequanta

timequanta = (bitrate +1) /  $f_{cik}$ 

e.g., for 1Mbps with  $f_{cik}$  = 8Mhz, set bitrate = 0, tseg1 = 3 and tseg2 = 2

Observe the following conditions when setting tseg1 and tseg2:

tseg1=0 and tseg1=1 are not allowed tseg2=0 is not allowed; tseg2=1 is only allowed in direct sampling mode.

# **Acceptance Filter and Acceptance Code Mask**

Three programmable Acceptance Mask and Acceptance Code register (AMR/ACR) pairs filter incoming messages. The acceptance mask register (AMR) defines whether the incoming bit is checked against the acceptance code register (ACR).



#### **Table 5-46. Acceptance Filter Enable Register**

#### **Table 5-47. Acceptance Filter Enable Register Definitions**



The following tables show the Acceptance Mask Register for AMR0 and the Acceptance Code Register ACR0. The registers for AMR1/ACR1 and AMR2/ACR2 are identical except for the offsets. See the complete register table at the start of this section.



#### **Table 5-48. Acceptance Mask 0 Register**







# **Table 5-50. Acceptance Mask Register: ID 12**

# **Table 5-51. Acceptance Mask Register: ID12 Definitions**













#### **Table 5-54. Acceptance Code Register**

### **Table 5-55. Acceptance Code Register Definitions**

<b>Bits</b>	<b>Field Name</b>	<b>Description</b>
15:0	ID[28:13]	<b>Incoming Bit Check</b>
		1 = incoming bit is "don't care."
		$ 0 =$ incoming bit is checked against the respective ACR. If the
		incoming bit and the respective ACR are not the same, the
		message is discarded.

**Table 5-56. Acceptance Mask Register: ID12** 



#### **Table 5-57. Acceptance Mask Register: ID12 Definitions**



#### **Table 5-58. Acceptance Mask Register: Data 55**



### **Table 5-59. Acceptance Mask Register: Data 55 Definitions**



# **CANbus Analysis**

Three additional registers are provided for advanced analysis of a CAN system. These registers include arbitration lost and error capture registers, as well as a CANbus frame reference register that contains information about the CANbus state and the physical Rx and TX pins.

### **Arbitration Lost Capture Register**

The Arbitration Lost Capture register captures the most recent arbitration loss event with the frame reference pointer.



#### **Table 5-60. Arbitration Lost Capture Register**





### **Error Capture Register**

The Error Capture register captures the most recent error event with the frame reference pointer, rx- and tx-mode and the associated error code.



#### **Table 5-62. Error Capture Register**

### **Table 5-63. Error Capture Register Definitions**



#### **Frame Reference Register**

The Frame Reference register contains information of the current bit of the CAN message. A frame reference pointer indicates the current bit position. This enables message tracing on bit level.

*Note: The reset value of this register's bits is indeterminate.* 



#### **Table 5-64. Frame Reference Register**







# **CAN Bus Interface**

DSTni contains two complete CAN controllers, CAN0 and CAN1. Each controller supplies two signal pins, CAN receive (CAN\_RX) and CAN transmit (CAN\_TX). These signals are routed to interface circuits and a CAN transceiver such as the PCA82C251. From the transceiver, the signals become CAN- and CAN+, which are routed to CAN interface connectors. The CAN transceiver can support DeviceNet or CANopen interface requirements.





# **Interface Connections**

The following sample circuits demonstrate a practical DeviceNet or CANopen interface. The wiring diagram for DeviceNet and CANopen connections are shown in [Figure 5-6.](#page-91-0)

#### <span id="page-91-0"></span>**Figure 5-6. CAN Connector**



DeviceNet can supply network voltage on the V- and V+ pins. This supply can be used to operate the transceiver and interface circuits. In the circuit below, V- and V+ signals are combined to form +24, which is then connected to a regulator to generate the +5\_BUS signal for the transceiver circuits.

You can also provide local isolated power for the transceiver circuits, as required when using CANopen. If you are using both DeviceNet and CANopen, use the jumpers to select between bus power (+5\_BUS) or isolated power (ISO\_PWR). The jumpers P\_C05V and P\_C0G will then provide +5 CAN and GND CAN to the transceiver circuits.

*Note: Diagrams are for tutorial purposes only and may not reflect the actual circuit on the evaluation module. Always refer to the reference schematic diagrams included with the evaluation module.* 



The transceiver converts CAN- and CAN+ signals to RXD and TXD signals and vice versa. To protect DSTni from external electrical noise, the CAN interface circuits are isolated. The following circuits show how the RXD and TXD signals from the transceiver are isolated from the DSTni CAN\_RX and CAN\_TX signals.



**Figure 5-8. CAN Transceiver and Isolation Circuits**