CY62138F MoBL$^{®}$

2-Mbit (256K x 8) Static RAM

Features

- High speed: 45 ns
- Wide voltage range: 4.5 V – 5.5 V
- Pin compatible with CY62138V
- Ultra low standby power
  — Typical standby current: 1 μA
  — Maximum standby current: 5 μA
- Ultra low active power
  — Typical active current: 1.6 mA @ f = 1 MHz
- Easy memory expansion with $\overline{CE}_1$, CE_2, and $\overline{OE}$ features
- Automatic power down when deselected
- CMOS for optimum speed and power
- Available in Pb-free 32-pin SOIC and 32-pin TSOP II packages

Functional Description [1]

The CY62138F is a high performance CMOS static RAM organized as 256K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life™ (MoBL$^{®}$) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device into standby mode reduces power consumption by more than 99% when deselected ($\overline{CE}_1$ HIGH or CE_2 LOW).

To write to the device, take Chip Enable ($\overline{CE}_1$ LOW and CE_2 HIGH) and Write Enable ($\overline{WE}$) inputs LOW. Data on the eight IO pins (IO$_0$ through IO$_7$) is then written into the location specified on the address pins (A$_0$ through A$_{17}$).

To read from the device, take Chip Enable ($\overline{CE}_1$ LOW and CE_2 HIGH) and output enable ($\overline{OE}$) LOW while forcing Write Enable ($\overline{WE}$) HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the IO pins.

The eight input and output pins (IO$_0$ through IO$_7$) are placed in a high impedance state when the device is deselected ($\overline{CE}_1$ HIGH or CE_2 LOW), the outputs are disabled ($\overline{OE}$ HIGH), or during a write operation ($\overline{CE}_1$ LOW and CE_2 HIGH and $\overline{WE}$ LOW).

Logic Block Diagram

Note
1. For best practice recommendations, refer to the Cypress application note *"System Design Guidelines"* at http://www.cypress.com.

Pin Configuration [2]

32-Pin SOIC/TSOP II Pinout
Top View

```
A17   [ 1        32 ]  VCC
A16   [ 2        31 ]  A15
A14   [ 3        30 ]  CE2
A12   [ 4        29 ]  WE
A7    [ 5        28 ]  A13
A6    [ 6        27 ]  A8
A5    [ 7        26 ]  A9
A4    [ 8        25 ]  A11
A3    [ 9        24 ]  OE
A2    [ 10       23 ]  A10
A1    [ 11       22 ]  CE1
A0    [ 12       21 ]  IO7
IO0   [ 13       20 ]  IO6
IO1   [ 14       19 ]  IO5
IO2   [ 15       18 ]  IO4
VSS   [ 16       17 ]  IO3
```

Product Portfolio

Product	V_{CC} Range (V)			Speed (ns)	Power Dissipation					
					Operating I_{CC} (mA)				Standby I_{SB2} (μA)	
					f = 1MHz		f = f_{max}			
	Min	Typ [3]	Max		Typ [3]	Max	Typ [3]	Max	Typ [3]	Max
CY62138FLL	4.5V	5.0V	5.5V	45	1.6	2.5	13	18	1	5

Notes
2. NC pins are not connected on the die.
3. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at $V_{CC} = V_{CC(typ)}$, $T_A = 25°C$.

[+] Feedback

Maximum Ratings

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage Temperature ....–65°C to + 150°C

Ambient Temperature with
Power Applied ....–55°C to + 125°C

Supply Voltage to Ground
Potential ....–0.5V to 6.0V (V_{CCmax} + 0.5V)

DC Voltage Applied to Outputs
in High-Z state [4, 5] ....–0.5V to 6.0V (V_{CCmax} + 0.5V)

DC Input Voltage [4, 5] ....–0.5V to 6.0V (V_{CCmax} + 0.5V)

Output Current into Outputs (LOW) .... 20 mA

Static Discharge Voltage .... > 2001V
(MIL–STD–883, Method 3015)

Latch-up Current .... > 200 mA

Operating Range

Device	Range	Ambient Temperature	V_{CC} [6]
CY62138FLL	Industrial	–40°C to +85°C	4.5V to 5.5V

Electrical Characteristics (Over the Operating Range)

Parameter	Description	Test Conditions		45 ns			Unit
				Min	Typ [3]	Max	
V_{OH}	Output HIGH Voltage	I_{OH} = –1.0 mA		2.4			V
V_{OL}	Output LOW Voltage	I_{OL} = 2.1 mA				0.4	V
V_{IH}	Input HIGH Voltage	V_{CC} = 4.5V to 5.5V		2.2		V_{CC} + 0.5	V
V_{IL}	Input LOW Voltage	V_{CC} = 4.5V to 5.5V		–0.5		0.8	V
I_{IX}	Input Leakage Current	GND $\leq V_I \leq V_{CC}$		–1		+1	μA
I_{OZ}	Output Leakage Current	GND $\leq V_O \leq V_{CC}$, Output Disabled		–1		+1	μA
I_{CC}	V_{CC} Operating Supply Current	f = f_{max} = 1/t_{RC}	V_{CC} = $V_{CC(max)}$ I_{OUT} = 0 mA CMOS levels		13	18	mA
		f = 1 MHz			1.6	2.5	
I_{SB2} [7]	Automatic CE Power Down Current CMOS inputs	$\overline{CE}_1 \geq V_{CC}$ – 0.2V or $CE_2 \leq$ 0.2V $V_{IN} \geq V_{CC}$ – 0.2V or $V_{IN} \leq$ 0.2V, f = 0, V_{CC} = $V_{CC(max)}$			1	5	μA

Capacitance (For all packages) [8]

Parameter	Description	Test Conditions	Max	Unit
C_{IN}	Input capacitance	T_A = 25°C, f = 1 MHz, V_{CC} = $V_{CC(typ)}$	10	pF
C_{OUT}	Output capacitance		10	pF

Thermal Resistance [8]

Parameter	Description	Test Conditions	SOIC	TSOP II	Unit
Θ_{JA}	Thermal Resistance (Junction to Ambient)	Still air, soldered on a 3 × 4.5 inch two-layer printed circuit board	44.53	44.16	°C/W
Θ_{JC}	Thermal Resistance (Junction to Case)		24.05	11.97	°C/W

Notes
4. $V_{IL(min)}$ = –2.0V for pulse durations less than 20 ns.
5. $V_{IH(max)}$ = V_{CC}+0.75V for pulse durations less than 20ns.
6. Full device AC operation assumes a 100 μs ramp time from 0 to V_{CC}(min) and 200 μs wait time after V_{CC} stabilization.
7. Only chip enables ($\overline{CE}_1$ and CE_2) must be at CMOS level to meet the I_{SB2} / I_{CCDR} spec. Other inputs can be left floating.
8. Tested initially and after any design or process changes that may affect these parameters.

[+] Feedback

AC Test Loads and Waveforms

Parameters	5.0V	Unit
R1	1800	Ω
R2	990	Ω
R_{TH}	639	Ω
V_{TH}	1.77	V

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions	Min	Typ [3]	Max	Unit
V_{DR}	V_{CC} for Data Retention		2.0			V
I_{CCDR} [7]	Data Retention Current	$V_{CC} = V_{DR}$, $\overline{CE}_1 \geq V_{CC} - 0.2V$ or $CE_2 \leq 0.2V$, $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$		1	5	µA
t_{CDR} [8]	Chip Deselect to Data Retention Time		0			ns
t_R [9]	Operation Recovery Time		t_{RC}			ns

Data Retention Waveform [10]

Notes:
9. Full device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min)} \geq 100$ µs or stable at $V_{CC(min)} \geq 100$ µs.
10. $\overline{CE}$ is the logical combination of $\overline{CE}_1$ and CE_2. When $\overline{CE}_1$ is LOW and CE_2 is HIGH, $\overline{CE}$ is LOW; when $\overline{CE}_1$ is HIGH or CE_2 is LOW, $\overline{CE}$ is HIGH.

[+] Feedback

Switching Characteristics (Over the Operating Range) [11]

| Parameter	Description	45 ns		Unit
		Min	Max	
Read Cycle				
t_{RC}	Read Cycle Time	45		ns
t_{AA}	Address to Data Valid		45	ns
t_{OHA}	Data Hold from Address Change	10		ns
t_{ACE}	$\overline{CE_1}$ LOW and CE_2 HIGH to Data Valid		45	ns
t_{DOE}	$\overline{OE}$ LOW to Data Valid		22	ns
t_{LZOE}	$\overline{OE}$ LOW to Low-Z [12]	5		ns
t_{HZOE}	$\overline{OE}$ HIGH to High-Z [12, 13]		18	ns
t_{LZCE}	$\overline{CE_1}$ LOW and CE_2 HIGH to Low Z [12]	10		ns
t_{HZCE}	$\overline{CE_1}$ HIGH or CE_2 LOW to High-Z [12, 13]		18	ns
t_{PU}	$\overline{CE_1}$ LOW and CE_2 HIGH to power up	0		ns
t_{PD}	$\overline{CE_1}$ HIGH or CE_2 LOW to power down		45	ns
Write Cycle [14]				
t_{WC}	Write Cycle Time	45		ns
t_{SCE}	$\overline{CE_1}$ LOW and CE_2 HIGH to Write End	35		ns
t_{AW}	Address Setup to Write End	35		ns
t_{HA}	Address Hold from Write End	0		ns
t_{SA}	Address Setup to Write Start	0		ns
t_{PWE}	$\overline{WE}$ Pulse Width	35		ns
t_{SD}	Data Setup to Write end	25		ns
t_{HD}	Data Hold from Write End	0		ns
t_{HZWE}	$\overline{WE}$ LOW to High-Z [12, 13]		18	ns
t_{LZWE}	$\overline{WE}$ HIGH to Low-Z [12]	10		ns

Notes
11. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1V/ns) or less, timing reference levels of $V_{CC(typ)}$/2, input pulse levels of 0 to $V_{CC(typ)}$, and output loading of the specified I_{OL}/I_{OH} as shown in the AC Test Loads and Waveforms on page 4.
12. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE}, t_{HZOE} is less than t_{LZOE}, and t_{HZWE} is less than t_{LZWE} for any given device.
13. t_{HZOE}, t_{HZCE}, and t_{HZWE} transitions are measured when the outputs enter a high impedance state.
14. The internal write time of the memory is defined by the overlap of $\overline{WE}$, $\overline{CE_1}$ = V_{IL}, and CE_2 = V_{IH}. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write.

[+] Feedback

## Switching Waveforms

Read Cycle 1 (Address transition controlled) [15, 16]

ADDRESS

t_{RC}

t_{AA}

t_{OHA}

DATA OUT — PREVIOUS DATA VALID — DATA VALID

Read Cycle No. 2 ($\overline{OE}$ controlled) [10, 16, 17]

ADDRESS

$\overline{CE}$

$\overline{OE}$

t_{RC}

t_{ACE}

t_{HZOE}

t_{DOE}

t_{HZCE}

t_{LZOE}

HIGH IMPEDANCE

HIGH IMPEDANCE

DATA OUT — DATA VALID

t_{LZCE}

t_{PD}

V_{CC} SUPPLY CURRENT

t_{PU}

50%

50%

I_{CC}

I_{SB}

Write Cycle No. 1 ($\overline{WE}$ controlled) [10, 14, 18, 19]

ADDRESS

t_{WC}

$\overline{CE}$

t_{SCE}

t_{AW}

t_{HA}

t_{SA}

t_{PWE}

$\overline{WE}$

$\overline{OE}$

t_{SD}

t_{HD}

DATA IO — NOTE 20 — DATA VALID

t_{HZOE}

Notes:
15. The device is continuously selected. $\overline{OE}$, $\overline{CE}_1$ = V_{IL}, CE_2 = V_{IH}.
16. $\overline{WE}$ is HIGH for read cycle.
17. Address valid before or similar to $\overline{CE}_1$ transition LOW and CE_2 transition HIGH.
18. Data IO is high impedance if $\overline{OE}$ = V_{IH}.
19. If $\overline{CE}_1$ goes HIGH or CE_2 goes LOW simultaneously with $\overline{WE}$ HIGH, the output remains in high impedance state.
20. During this period, the IOs are in output state. Do not apply input signals.

Switching Waveforms (continued)

Write Cycle No. 2 ($\overline{CE1}$ or CE2 controlled) [10, 14, 18, 19]

Write Cycle No. 3 ($\overline{WE}$ controlled, $\overline{OE}$ LOW) [10, 19]

Truth Table

$\overline{CE}$	$\overline{WE}$	$\overline{OE}$	Inputs/Outputs	Mode	Power
H	X	X	High Z	Deselect/Power Down	Standby (I_{SB})
L	H	L	Data Out	Read	Active (I_{CC})
L	L	X	Data In	Write	Active (I_{CC})
L	H	H	High Z	Selected, Outputs Disabled	Active (I_{CC})

Ordering Information

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62138FLL-45SXI	51-85081	32-pin Small Outline Integrated Circuit (Pb-free)	Industrial
	CY62138FLL-45ZSXI	51-85095	32-pin Thin Small Outline Package II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

Package Diagrams

Figure 1. 32-pin (450 Mil) Molded SOIC, 51-85081

51-85081-*B

Package Diagrams (continued)

Figure 2. 32-Pin TSOP II, 51-85095

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document may be the trademarks of their respective holders.

[+] Feedback

Document History Page

Document Title: CY62138F MoBL® 2-Mbit (256K x 8) Static RAM Document Number: 001-13194				
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	797956	See ECN	VKN	New Data Sheet
*A	940341	See ECN	VKN	Added footnote #7 related to I_{SB2} and I_{CCDR}