

Publication # 26237 Rev. C Issue Date: May 2003

#### **Preliminary Information**

#### © 2002, 2003 Advanced Micro Devices, Inc. All rights reserved.

The contents of this document are provided in connection with Advanced Micro Devices, Inc. ("AMD") products. AMD makes no representations or warranties with respect to the accuracy or completeness of the contents of this publication and reserves the right to make changes to specifications and product descriptions at any time without notice. No license, whether express, implied, arising by estoppel or otherwise, to any intellectual property rights is granted by this publication. Except as set forth in AMD's Standard Terms and Conditions of Sale, AMD assumes no liability whatsoever, and disclaims any express or implied warranty, relating to its products including, but not limited to, the implied warranty of merchantability, fitness for a particular purpose, or infringement of any intellectual property right.

AMD's products are not designed, intended, authorized or warranted for use as components in systems intended for surgical implant into the body, or in other applications intended to support or sustain life, or in any other application in which the failure of AMD's product could create a situation where personal injury, death, or severe property or environmental damage may occur. AMD reserves the right to discontinue or make changes to its products at any time without notice.

#### **Trademarks**

AMD, the AMD Arrow logo, AMD Athlon, AMD Duron, and combinations thereof, QuantiSpeed, and 3DNow! are trademarks of Advanced Micro Devices, Inc.

HyperTransport is a licensed trademark of the HyperTransport Technology Consortium.

MMX is a trademark of Intel Corporation.

Windows is a registered trademark of Microsoft Corporation.

Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.

# **Table of Contents**

Revis	sion H	istory
1	0ver	view
	1.1	QuantiSpeed™ Architecture Summary2
2	Inter	face Signals 5
	2.1 2.2 2.3 2.4	Overview5Signaling Technology5Push-Pull (PP) Drivers6AMD AthlonTM System Bus Signals6
3	Logic	Symbol Diagram
4	Powe	er Management
	4.1	Power Management States.9Working State.10Halt State.10Stop Grant States.10Probe State.12
	4.2	Connect and Disconnect Protocol
	4.3	Clock Control
5	<b>CPU</b>	<b>ID Support</b>
6	Adva	nced 333 Front-Side Bus AMD Athlon™ XP
	Proce	essor Model 10 Specifications
	6.1 6.2	Electrical and Thermal Specifications for the Advanced 333 FSB AMD Athlon XP Processor Model 10
	6.3	Advanced 333 FSB AMD Athlon System Bus
	6.4	AC Characteristics
7	Adva	nced 400 Front-Side Bus AMD Athlon XP
	Proce	essor Model 10 Specifications
	7.1	Electrical and Thermal Specifications for the Advanced 400 FSB AMD Athlon XP Processor Model 10
	7.2	Advanced 400 FSB AMD Athlon XP Processor Model 10 SYSCLK and SYSCLK# AC Characteristics
	7.3	Advanced 400 FSB AMD Athlon System Bus AC Characteristics
	7.4	Ac Characteristics
		Cital actel islics

Table of Contents iii

8	Elect	rical Data	. 29
	8.1	Conventions	. 29
	8.2	Interface Signal Groupings	
	8.3	Voltage Identification (VID[4:0])	
	8.4	Frequency Identification (FID[3:0])	
	8.5	VCCA AC and DC Characteristics	. 31
	8.6	Decoupling	
	8.7	V <sub>CC CORE</sub> Characteristics	
	8.8	Absolute Ratings	
	8.9	SYSCLK and SYSCLK# DC Characteristics	
	8.10	General AC and DC Characteristics	
	8.11	Open Drain Test Circuit	
	8.12	Thermal Diode Characteristics	
		Thermal Diode Electrical Characteristics	. 39
		Thermal Protection Characterization	. 39
	8.13	APIC Pins AC and DC Characteristics	. 41
9	Signa	ll and Power-Up Requirements	. 43
J	•		
	9.1	Power-Up Requirements	
		Signal Sequence and Timing Description	
	0.2	Clock Multiplier Selection (FID[3:0])	
	9.2	Processor Warm Reset Requirements	
		Northbridge Reset Pins	
10	Mech	anical Data	. 47
	10.1	Die Loading	. 47
	10.2	AMD Athlon XP Processor Model 10 Part Number 27488	
		OPGA Package Dimensions	. 48
	10.3	AMD Athlon XP Processor Model 10 Part Number 27493	
		OPGA Package Dimensions	. 50
11	Pin D	escriptions	<b>. 5</b> 3
	11.1 11.2	Pin Diagram and Pin Name Abbreviations Pin List	
	11.2	Detailed Pin Descriptions	
	11.5	A20M# Pin	
		AMD Pin	
		AMD Athlon System Bus Pins	
		Analog Pin	
		APIC Pins, PICCLK, PICD[1:0]#	
		CLKFWDRST Pin	
		CLKIN, RSTCLK (SYSCLK) Pins	
		CONNECT Pin	
		COREFB and COREFB# Pins	
		CPU_PRESENCE# Pin	
		DBRDY and DBREQ# Pins	
		FERR Pin	
		I LIXIX I III	/ 5

*iv* Table of Contents

#### 26237C-May 2003

AMD Athlon™ XP Processor Model 10 Data Sheet

	FID[3:0] Pins
	FSB_Sense[1:0] Pins
	FLUSH# Pin
	IGNNE# Pin
	INIT# Pin
	INTR Pin
	JTAG Pins
	K7CLKOUT and K7CLKOUT# Pins
	NC Pins
	NMI Pin
	PGA Orientation Pins
	PLL Bypass and Test Pins
	PWROK Pin
	SADDIN[1:0]# and SADDOUT[1:0]# Pins77
	Scan Pins
	SMI# Pin
	STPCLK# Pin
	SYSCLK and SYSCLK#
	THERMDA and THERMDC Pins
	VID[4:0] Pins
	VREFSYS Pin
	ZN and ZP Pins
12	
12	Ordering Information 79
	Standard AMD Athlon XP Processor Model 10 Products
App	endix A Thermal Diode Calculations 81
	Ideal Diode Equation
	Temperature Offset Correction82
Арр	endix B Conventions and Abbreviations
	Signals and Bits
	Data Terminology
	Abbreviations and Acronyms87
	Related Publications91

Table of Contents v



26237C-May 2003

vi Table of Contents

# **List of Figures**

Figure 1.	Typical AMD Athlon™ XP Processor Model 10 System Block Diagram
Figure 2.	Logic Symbol Diagram7
Figure 3.	AMD Athlon XP Processor Model 10 Power  Management States
Figure 4.	AMD Athlon System Bus Disconnect Sequence in the Stop Grant State
Figure 5.	Exiting the Stop Grant State and Bus Connect Sequence 15
Figure 6.	Northbridge Connect State Diagram
Figure 7.	Processor Connect State Diagram
Figure 8.	SYSCLK Waveform
Figure 9.	SYSCLK Waveform
Figure 10.	V <sub>CC_CORE</sub> Voltage Waveform
Figure 11.	SYSCLK and SYSCLK# Differential Clock Signals
Figure 12.	General ATE Open-Drain Test Circuit
Figure 13.	Signal Relationship Requirements During Power-Up Sequence
Figure 14.	AMD Athlon XP Processor Model 10 Part Number 27488 OPGA Package Diagram
Figure 15.	AMD Athlon XP Processor Model 10 Part Number 27493 OPGA Package Diagram
Figure 16.	AMD Athlon XP Processor Model 10 Pin Diagram  —Topside View
Figure 17.	AMD Athlon XP Processor Model 10 Pin Diagram  —Bottomside View
Figure 18.	OPN Example for the AMD Athlon XP Processor

List of Figures vii



26237C-May 2003

viii List of Figures

# **List of Tables**

Table 1.	Electrical and Thermal Specifications for the Advanced 333 FSB AMD Athlon <sup>TM</sup> XP Processor Model 1021
Table 2.	Advanced 333 FSB SYSCLK and SYSCLK# AC Characteristics
Table 3.	Advanced 333 FSB AMD Athlon System Bus AC
	Characteristics
Table 4.	Advanced 333 FSB AMD Athlon System Bus DC
	Characteristics
Table 5.	Electrical and Thermal Specifications for the Advanced 400 FSB AMD Athlon XP Processor Model 1025
Table 6.	Advanced 400 FSB SYSCLK and SYSCLK# AC
	Characteristics
Table 7.	Advanced 400 FSB AMD Athlon System Bus AC Characteristics
Table 8.	Advanced 400 FSB AMD Athlon System Bus DC
	Characteristics
Table 9.	Interface Signal Groupings29
Table 10.	VID[4:0] DC Characteristics
Table 11.	FID[3:0] DC Characteristics
Table 12.	VCCA AC and DC Characteristics
Table 13.	V <sub>CC_CORE</sub> AC and DC Characteristics
Table 14.	Absolute Ratings34
Table 15.	SYSCLK and SYSCLK# DC Characteristics
Table 16.	General AC and DC Characteristics36
Table 17.	Thermal Diode Electrical Characteristics39
Table 18.	Guidelines for Platform Thermal Protection of the
	Processor
Table 19.	APIC Pin AC and DC Characteristics41
Table 20.	Mechanical Loading47
Table 21.	Dimensions for the AMD Athlon XP Processor
	Model 10 Part Number 27488 OPGA Package
Table 22.	Dimensions for the AMD Athlon XP Processor
	Model 10 Part Number 27493 OPGA Package50
Table 23.	Pin Name Abbreviations
Table 24.	Cross-Reference by Pin Location

List of Tables ix

## Preliminary Information



## AMD Athlon™ XP Processor Model 10 Data Sheet

26237C-May 2003

Table 25.	FID[3:0] Clock Multiplier Encodings	74
Table 26.	Front-Side Bus Sense Truth Table	75
Table 27.	VID[4:0] Code to Voltage Definition	78
Table 28.	Constants and Variables for the Ideal Diode Equation	81
Table 29.	Constants and Variables Used in Temperature Offset	
	Equations	82
Table 30.	Abbreviations	87
Table 31.	Acronyms	88

x List of Tables

# **Revision History**

Date	Rev	Description					
May 2003	Rev	Public revision C of the AMD Athlon™ XP Processor Model 10 Data Sheet includes the following changes:  In Chapter 1, revised wording in the Overview.  Added Chapter 6, "Advanced 333 Front-Side Bus AMD Athlon™ XP Processor Model 10 Specifications" on page 21, Table 1, "Electrical and Thermal Specifications for the Advanced 333 FSB AMD Athlon™ XP Processor Model 10," on page 21, Table 2, "Advanced 333 FSB SYSCLK and SYSCLK# AC Characteristics," on page 22, Figure 8, "SYSCLK Waveform," on page 22, Table 3, "Advanced 333 FSB AMD Athlon™ System Bus AC Characteristics," on page 23, and Table 4, "Advanced 333 FSB AMD Athlon™ System Bus DC Characteristics," on page 24.  Added Chapter 7, "Advanced 400 Front-Side Bus AMD Athlon™ XP Processor Model 10 Specifications" on page 25, Table 5, "Electrical and Thermal Specifications for the Advanced 400 FSB AMD Athlon™ XP Processor Model 10," on page 25, Table 6, "Advanced 400 FSB SYSCLK and SYSCLK# AC Characteristics," on page 26, Figure 9, "SYSCLK Waveform," on page 26, Table 7, "Advanced 400 FSB AMD Athlon™ System Bus AC Characteristics," on page 27, and Table 8, "Advanced 400 FSB AMD Athlon™ System Bus DC Characteristics," on page 27, and Table 8, "Advanced 400 FSB AMD Athlon™ System Bus DC Characteristics," on page 28.  In Chapter 8, revised Table 11, "FID[3:0] DC Characteristics," on page 31, Table 12, "VCCA AC and DC Characteristics," on page 31, and Table 19, "APIC Pin AC and DC Characteristics," on page 41.  In Chapter 10, added Table 21, "Dimensions for the AMD Athlon™ XP Processor Model 10 Part Number 27488 OPGA Package," on page 48, Figure 14, "AMD Athlon™ XP Processor Model 10 Part Number 27488 OPGA Package," on page 49, Table 22, "Dimensions for the AMD Athlon™ XP Processor Model 10 Part Number 27493 OPGA Package," on page 50, and					
		AMD Athlon™ XP Processor Model 10 Part Number 27493 OPGA Package," on page 50, and Figure 15, "AMD Athlon™ XP Processor Model 10 Part Number 27493 OPGA Package Diagram," on page 51.  In Chapter 11, revised "APIC Pins, PICCLK, PICD[1:0]#" on page 72, "FID[3:0] Pins" on page 74,					
		■ In Chapter 11, revised "APIC Pins, PICCLK, PICD[1:0]#" on page 72, "FID[3:0] Pins" on page 74, Table 26, "Front-Side Bus Sense Truth Table," on page 75, and "VCCA Pin" on page 77.					
		In Chapter 12, revised Figure 18, "OPN Example for the AMD Athlon™ XP Processor Model 10," on page 79.					
February 2003	В	Initial public release of the AMD Athlon™ XP Processor Model 10 Data Sheet					

Revision History xi



26237C-May 2003

xii Revision History

## 1 Overview

# The AMD Athlon™ XP processor model 10 with QuantiSpeed™ architecture powers the next generation in computing platforms, delivering extreme performance for Windows® XP.

The AMD Athlon™ XP processor model 10, based on leadingedge 0.13 micron technology and increased on-chip cache, integrates the innovative design and manufacturing expertise of AMD to deliver improved performance while maintaining the stable and compatible Socket A infrastructure of the AMD Athlon processor.

Delivered in an OPGA package, the AMD Athlon XP processor model 10 delivers the integer, floating-point, and 3D multimedia performance for highly demanding applications running on x86 system platforms. The AMD Athlon XP processor model 10 delivers compelling performance for cutting-edge software applications that include high-speed Internet capability, digital content creation, digital photo editing, digital video, image compression, video encoding for streaming over the Internet, soft DVD, commercial 3D modeling, workstation-class computer-aided design (CAD), commercial desktop publishing, and speech recognition. The AMD Athlon XP processor model 10 also offers the scalability and reliability that IT managers and business users require for enterprise computing.

The AMD Athlon XP processor model 10 features a seventh-generation microarchitecture with an integrated, exclusive L2 cache, which supports the growing processor and system bandwidth requirements of emerging software, graphics, I/O, and memory technologies. The high-speed execution core of the AMD Athlon XP processor model 10 includes multiple x86 instruction decoders, a dual-ported 128-Kbyte split level-one (L1) cache, an exclusive 512-Kbyte L2 cache, three independent integer pipelines, three address calculation pipelines, and a superscalar, fully pipelined, out-of-order, three-way floating-point engine. The floating-point engine is capable of delivering outstanding performance on numerically complex applications.

The features of the AMD Athlon XP processor model 10 are QuantiSpeed<sup>TM</sup> architecture, 640 Kbytes of total, high-performance, full-speed, on-chip cache, an advanced 400 front-side bus (FSB) with a 3.2-Gigabyte per second system bus, or an advanced 333 FSB with a 2.7-Gigabyte per second system bus, and 3DNow!<sup>TM</sup> Professional technology. The AMD Athlon system bus combines the latest technological advances, such as point-to-point topology, source-synchronous packet-based transfers, and low-voltage signaling to provide an extremely powerful, scalable bus for an x86 processor.

The AMD Athlon XP processor model 10 is binary-compatible with existing x86 software and backwards compatible with applications optimized for MMX<sup>TM</sup>, SSE, and 3DNow! technology. Using a data format and single-instruction multiple-data (SIMD) operations based on the MMX instruction model, the AMD Athlon XP processor model 10 can produce as many as four, 32-bit, single-precision floating-point results per clock cycle. The 3DNow! Professional technology implemented in the AMD Athlon XP processor model 10 includes new integer multimedia instructions and software-directed data movement instructions for optimizing such applications as digital content creation and streaming video for the internet, as well as new instructions for digital signal processing (DSP) and communications applications.

## 1.1 QuantiSpeed™ Architecture Summary

The following features summarize the AMD Athlon XP processor model 10 QuantiSpeed architecture:

- An advanced nine-issue, superpipelined, superscalar x86 processor microarchitecture designed for increased instructions per cycle (IPC) and high clock frequencies
- Fully pipelined floating-point unit that executes all x87 (floating-point), MMX, SSE and 3DNow! instructions
- Hardware data pre-fetch that increases and optimizes performance on high-end software applications utilizing high-bandwidth system capabilities
- Advanced two-level translation look-aside buffer (TLB) structures for both enhanced data and instruction address translation. The AMD Athlon XP processor model 10 with QuantiSpeed architecture incorporates three TLB optimizations: the L1 DTLB increases from 32 to 40 entries, the L2 ITLB and L2 DTLB both use exclusive architecture, and the TLB entries can be speculatively loaded.

The AMD Athlon XP processor model 10 delivers excellent system performance in a cost-effective, industry-standard form factor. The AMD Athlon XP processor model 10 is compatible with motherboards based on Socket A.

Figure 1 shows a typical AMD Athlon XP processor model 10 system block diagram.




Figure 1. Typical AMD Athlon™ XP Processor Model 10 System Block Diagram



26237C-May 2003

# **2** Interface Signals

This section describes the interface signals utilized by the AMD Athlon<sup>TM</sup> XP processor model 10.

#### 2.1 Overview

The AMD Athlon™ system bus architecture is designed to deliver excellent data movement bandwidth for next-generation x86 platforms as well as the high-performance required by enterprise-class application software. The system bus architecture consists of three high-speed channels (a unidirectional processor request channel, a unidirectional probe channel, and a 64-bit bidirectional data channel), source-synchronous clocking, and a packet-based protocol. In addition, the system bus supports several control, clock, and legacy signals. The interface signals use an impedance controlled push-pull, low-voltage, swing-signaling technology contained within the Socket A socket.

For more information, see "AMD Athlon<sup>TM</sup> System Bus Signals" on page 6, Chapter 11, "Pin Descriptions" on page 53, and the *AMD Athlon*<sup>TM</sup> *and AMD Duron*<sup>TM</sup> *System Bus Specification*, order# 21902.

## 2.2 Signaling Technology

The AMD Athlon system bus uses a low-voltage, swing-signaling technology, that has been enhanced to provide larger noise margins, reduced ringing, and variable voltage levels. The signals are push-pull and impedance compensated. The signal inputs use differential receivers that require a reference voltage ( $V_{\rm REF}$ ). The reference signal is used by the receivers to determine if a signal is asserted or deasserted by the source. Termination resistors are not needed because the driver is impedance-matched to the motherboard and a high impedance reflection is used at the receiver to bring the signal past the input threshold.

For more information about pins and signals, see Chapter 11, "Pin Descriptions" on page 53.

#### 2.3 Push-Pull (PP) Drivers

The AMD Athlon XP processor model 10 supports push-pull (PP) drivers. The system logic configures the processor with the configuration parameter called SysPushPull (1=PP). The impedance of the PP drivers is set to match the impedance of the motherboard by two external resistors connected to the ZN and ZP pins.

See "ZN and ZP Pins" on page 78 for more information.

## 2.4 AMD Athlon™ System Bus Signals

The AMD Athlon system bus is a clock-forwarded, point-to-point interface with the following three point-to-point channels:

- A 13-bit unidirectional output address/command channel
- A 13-bit unidirectional input address/command channel
- A 72-bit bidirectional data channel

For more information, see Chapter 7, "Electrical Data" on page 23 and the  $AMD\ Athlon^{\text{TM}}$  and  $AMD\ Duron^{\text{TM}}$  System Bus Specification, order# 21902.

# 3 Logic Symbol Diagram

Figure 2 is the logic symbol diagram of the processor. This diagram shows the logical grouping of the input and output signals.




Figure 2. Logic Symbol Diagram



26237C-May 2003


# **4** Power Management

This chapter describes the power management control system of the AMD Athlon™ XP processor model 10. The power management features of the processor are compliant with the ACPI 1.0b and ACPI 2.0 specifications.

## 4.1 Power Management States

The AMD Athlon XP processor model 10 supports low-power Halt and Stop Grant states. These states are used by advanced configuration and power interface (ACPI) enabled operating systems for processor power management.

Figure 3 shows the power management states of the processor. The figure includes the ACPI "Cx" naming convention for these states.



Note: The AMD Athlon™ System Bus is connected during the following states:

- 1) The Probe state
- 2) During transitions between the Halt state and the C2 Stop Grant state
- 3) During transitions between the C2 Stop Grant state and the Halt state
- 4) C0 Working state

Figure 3. AMD Athlon™ XP Processor Model 10 Power Management States

The following sections provide an overview of the power management states. For more details, refer to the  $AMD\ Athlon^{TM}$  and  $AMD\ Duron^{TM}$  System Bus Specification, order# 21902.

**Note:** In all power management states that the processor is powered, the system must not stop the system clock (SYSCLK/SYSCLK#) to the processor.

#### **Working State**

The Working state is the state in which the processor is executing instructions.

#### **Halt State**

When the processor executes the HLT instruction, the processor enters the Halt state and issues a Halt special cycle to the AMD Athlon system bus. The processor only enters the low power state dictated by the CLK\_Ctl MSR if the system controller (Northbridge) disconnects the AMD Athlon system bus in response to the Halt special cycle.

If STPCLK# is asserted, the processor will exit the Halt state and enter the Stop Grant state. The processor will initiate a system bus connect, if it is disconnected, then issue a Stop Grant special cycle. When STPCLK# is deasserted, the processor will exit the Stop Grant state and re-enter the Halt state. The processor will issue a Halt special cycle when re-entering the Halt state.

The Halt state is exited when the processor detects the assertion of INIT#, RESET#, SMI#, or an interrupt via the INTR or NMI pins, or via a local APIC interrupt message. When the Halt state is exited, the processor will initiate an AMD Athlon system bus connect if it is disconnected.

#### **Stop Grant States**

The processor enters the Stop Grant state upon recognition of assertion of STPCLK# input. After entering the Stop Grant state, the processor issues a Stop Grant special bus cycle on the AMD Athlon system bus. The processor is not in a low-power state at this time, because the AMD Athlon system bus is still connected. After the Northbridge disconnects the AMD Athlon system bus in response to the Stop Grant special bus cycle, the processor enters a low-power state dictated by the CLK\_Ctl MSR. If the Northbridge needs to probe the processor during the Stop Grant state while the system bus is disconnected, it

must first connect the system bus. Connecting the system bus places the processor into the higher power probe state. After the Northbridge has completed all probes of the processor, the Northbridge must disconnect the AMD Athlon system bus again so that the processor can return to the low-power state. During the Stop Grant states, the processor latches INIT#, INTR, NMI, SMI#, or a local APIC interrupt message, if they are asserted.

The Stop Grant state is exited upon the deassertion of STPCLK# or the assertion of RESET#. When STPCLK# is deasserted, the processor initiates a connect of the AMD Athlon system bus if it is disconnected. After the processor enters the Working state, any pending interrupts are recognized and serviced and the processor resumes execution at the instruction boundary where STPCLK# was initially recognized. If RESET# is sampled asserted during the Stop Grant state, the processor exits the Stop Grant state and the reset process begins.

There are two mechanisms for asserting STPCLK#—hardware and software.

The Southbridge can force STPCLK# assertion for throttling to protect the processor from exceeding its maximum case temperature. This is accomplished by asserting the THERM# input to the Southbridge. Throttling asserts STPCLK# for a percentage of a predefined throttling period: STPCLK# is repetitively asserted and deasserted until THERM# is deasserted.

Software can force the processor into the Stop Grant state by accessing ACPI-defined registers typically located in the Southbridge.

The operating system places the processor into the C2 Stop Grant state by reading the P\_LVL2 register in the Southbridge.

If an ACPI Thermal Zone is defined for the processor, the operating system can initiate throttling with STPCLK# using the ACPI defined P\_CNT register in the Southbridge. The Northbridge connects the AMD Athlon system bus, and the processor enters the Probe state to service cache snoops during Stop Grant for C2 or throttling.

In C2, probes are allowed, as shown in Figure 3 on page 9

The Stop Grant state is also entered for the S1, Powered On Suspend, system sleep state based on a write to the SLP\_TYP and SLP\_EN fields in the ACPI-defined Power Management 1 control register in the Southbridge. During the S1 Sleep state, system software ensures no bus master or probe activity occurs. The Southbridge deasserts STPCLK# and brings the processor out of the S1 Stop Grant state when any enabled resume event occurs.

#### **Probe State**

The Probe state is entered when the Northbridge connects the AMD Athlon system bus to probe the processor (for example, to snoop the processor caches) when the processor is in the Halt or Stop Grant state. When in the Probe state, the processor responds to a probe cycle in the same manner as when it is in the Working state. When the probe has been serviced, the processor returns to the same state as when it entered the Probe state (Halt or Stop Grant state). When probe activity is completed the processor only returns to a low-power state after the Northbridge disconnects the AMD Athlon system bus again.

#### 4.2 Connect and Disconnect Protocol

Significant power savings of the processor only occur if the processor is disconnected from the system bus by the Northbridge while in the Halt or Stop Grant state. The Northbridge can optionally initiate a bus disconnect upon the receipt of a Halt or Stop Grant special cycle. The option of disconnecting is controlled by an enable bit in the Northbridge. If the Northbridge requires the processor to service a probe after the system bus has been disconnected, it must first initiate a system bus connect.

#### **Connect Protocol**

In addition to the legacy STPCLK# signal and the Halt and Stop Grant special cycles, the AMD Athlon system bus connect protocol includes the CONNECT, PROCRDY, and CLKFWDRST signals and a Connect special cycle.

AMD Athlon system bus disconnects are initiated by the Northbridge in response to the receipt of a Halt or Stop Grant. Reconnect is initiated by the processor in response to an interrupt for Halt or STPCLK# deassertion. Reconnect is initiated by the Northbridge to probe the processor.

The Northbridge contains BIOS programmable registers to enable the system bus disconnect in response to Halt and Stop Grant special cycles. When the Northbridge receives the Halt or Stop Grant special cycle from the processor and, if there are no outstanding probes or data movements, the Northbridge deasserts CONNECT a minimum of eight SYSCLK periods after the last command sent to the processor. The processor detects the deassertion of CONNECT on a rising edge of SYSCLK and deasserts PROCRDY to the Northbridge. In return, the Northbridge asserts CLKFWDRST in anticipation of reestablishing a connection at some later point.

**Note:** The Northbridge must disconnect the processor from the AMD Athlon system bus before issuing the Stop Grant special cycle to the PCI bus or passing the Stop Grant special cycle to the Southbridge for systems that connect to the Southbridge with HyperTransport<sup>TM</sup> technology.

This note applies to current chipset implementation—alternate chipset implementations that do not require this are possible.

**Note:** In response to Halt special cycles, the Northbridge passes the Halt special cycle to the PCI bus or Southbridge immediately.

The processor can receive an interrupt after it sends a Halt special cycle, or STPCLK# deassertion after it sends a Stop Grant special cycle to the Northbridge but before the disconnect actually occurs. In this case, the processor sends the Connect special cycle to the Northbridge, rather than continuing with the disconnect sequence. In response to the Connect special cycle, the Northbridge cancels the disconnect request.

The system is required to assert the CONNECT signal before returning the C-bit for the connect special cycle (assuming CONNECT has been deasserted).

For more information, see the *AMD Athlon*<sup>™</sup> and *AMD Duron*<sup>™</sup> System Bus Specification, order# 21902 for the definition of the C-bit and the Connect special cycle.

Figure 4 shows STPCLK# assertion resulting in the processor in the Stop Grant state and the AMD Athlon system bus disconnected.




Figure 4. AMD Athlon™ System Bus Disconnect Sequence in the Stop Grant State

An example of the AMD Athlon system bus disconnect sequence is as follows:

- 1. The peripheral controller (Southbridge) asserts STPCLK# to place the processor in the Stop Grant state.
- 2. When the processor recognizes STPCLK# asserted, it enters the Stop Grant state and then issues a Stop Grant special cycle.
- 3. When the special cycle is received by the Northbridge, it deasserts CONNECT, assuming no probes are pending, initiating a bus disconnect to the processor.
- 4. The processor responds to the Northbridge by deasserting PROCRDY.
- 5. The Northbridge asserts CLKFWDRST to complete the bus disconnect sequence.
- 6. After the processor is disconnected from the bus, the processor enters a low-power state. The Northbridge passes the Stop Grant special cycle along to the Southbridge.

Figure 5 shows the signal sequence of events that takes the processor out of the Stop Grant state, connects the processor to the AMD Athlon system bus, and puts the processor into the Working state.




Figure 5. Exiting the Stop Grant State and Bus Connect Sequence


The following sequence of events removes the processor from the Stop Grant state and connects it to the system bus:

- 1. The Southbridge deasserts STPCLK#, informing the processor of a wake event.
- 2. When the processor recognizes STPCLK# deassertion, it exits the low-power state and asserts PROCRDY, notifying the Northbridge to connect to the bus.
- 3. The Northbridge asserts CONNECT.
- 4. The Northbridge deasserts CLKFWDRST, synchronizing the forwarded clocks between the processor and the Northbridge.
- 5. The processor issues a Connect special cycle on the system bus and resumes operating system and application code execution.

26237C-May 2003

#### Connect State Diagram


Figure 6 below and Figure 7 on page 17 show the Northbridge and processor connect state diagrams, respectively.



	Condition
1	A disconnect is requested and probes are still pending.
2	A disconnect is requested and no probes are pending.
3	A Connect special cycle from the processor.
4	No probes are pending.
5	PROCRDY is deasserted.
6	A probe needs service.
7	PROCRDY is asserted.
8	Three SYSCLK periods after CLKFWDRST is deasserted.  Although reconnected to the system interface, the Northbridge must not issue any non-NOP SysDC commands for a minimum of four SYSCLK periods after deasserting CLKFWDRST.

	Action				
Α	Deassert CONNECT eight SYSCLK periods after last SysDC sent.				
В	Assert CLKFWDRST.				
С	Assert CONNECT.				
D	Deassert CLKFWDRST.				

Figure 6. Northbridge Connect State Diagram



	Condition					
1	CONNECT is deasserted by the Northbridge (for a previously sent Halt or Stop Grant special cycle).					
2	Processor receives a wake-up event and must cancel the disconnect request.					
3	Deassert PROCRDY and slow down internal clocks.					
4	Processor wake-up event or CONNECT asserted by Northbridge.					
5	CLKFWDRST is deasserted by the Northbridge.					
6	Forward clocks start three SYSCLK periods after CLKFWDRST is deasserted.					

	Action					
Α	CLKFWDRST is asserted by the Northbridge.					
В	Issue a Connect special cycle.*					
С	Return internal clocks to full speed and assert PROCRDY.					
Not	e:					
	* The Connect special cycle is only issued after a processor wake-up event (interrupt or STPCLK# deassertion) occurs. If the AMD Athlon™ system bus is connected so the Northbridge can probe the processor, a Connect special cycle is not issued at that time (it is only issued after a subsequent processor wake-up event).					

**Figure 7. Processor Connect State Diagram** 

26237C-May 2003

## 4.3 Clock Control

The processor implements a Clock Control (CLK\_Ctl) MSR (address C001\_001Bh) that determines the internal clock divisor when the AMD Athlon system bus is disconnected.

Refer to the  $AMD\ Athlon^{\text{TM}}$  and  $AMD\ Duron^{\text{TM}}$  Processors BIOS, Software, and Debug Developers Guide, order# 21656, for more details on the CLK\_Ctl register.

# 5 **CPUID Support**

AMD Athlon™ XP processor model 10 version and feature set recognition can be performed through the use of the CPUID instruction, that provides complete information about the processor—vendor, type, name, etc., and its capabilities. Software can make use of this information to accurately tune the system for maximum performance and benefit to users.

For information on the use of the CPUID instruction see the following documents:

- AMD Processor Recognition Application Note, order# 20734
- AMD Athlon<sup>TM</sup> Processor Recognition Application Note Addendum, order# 21922
- *AMD Athlon*<sup>TM</sup> *and AMD Duron*<sup>TM</sup> *Processors BIOS, Software, and Debug Developers Guide,* order# 21656



26237C-May 2003

# 6 Advanced 333 Front-Side Bus AMD Athlon™ XP Processor Model 10 Specifications

This chapter describes the electrical specifications that are unique to the advanced 333 front-side bus (FSB) AMD Athlon<sup>TM</sup> XP processor model 10.

# 6.1 Electrical and Thermal Specifications for the Advanced 333 FSB AMD Athlon™ XP Processor Model 10

Table 1 shows the electrical and thermal specifications in the C0 working state and the S1 Stop Grant state for this processor.

Table 1. Electrical and Thermal Specifications for the Advanced 333 FSB AMD Athlon™ XP Processor Model 10

	V <sub>CC_CORE</sub>	I <sub>CC</sub> (Processor Current)							
Frequency in MHz (Model Number)	(Core Voltage)	Working State CO		Stop Grant S1 <sup>1, 2, 3, 4</sup>		Thermal Power <sup>5</sup>		Maximum Die Temperature	
,		Maximum	Typical	Maximum	Typical	Maximum	Typical		
1833 (2500+)									
1917 (2600+)	1.65 V	41.4 A	32.5 A	12.1 A	7.2 A	68.3 W	53.7 W	85°C	
2083 (2800+)	1.05 V			12.1 A	1.2 A			05 C	
2167 (3000+)		45.0 A	35.4 A			74.3 W	58.4 W		

#### Notes:

- 1. See Figure 3, "AMD Athlon™ XP Processor Model 10 Power Management States" on page 9.
- 2. The maximum Stop Grant currents are absolute worst case currents for parts that may yield from the worst case corner of the process and are not representative of the typical Stop Grant current that is currently about one-third of the maximum specified current.
- 3. These currents occur when the AMD Athlon™ system bus is disconnected and has a low power ratio of 1/8 for Stop Grant disconnect and a low power ratio of 1/8 Halt disconnect applied to the core clock grid of the processor as dictated by a value of 2003\_1223h programmed into the Clock Control (CLK\_Ctl) MSR. For more information, refer to the AMD Athlon™ and AMD Duron™ Processors BIOS, Software, and Debug Developers Guide, order# 21656.
- 4. The Stop Grant current consumption is characterized at 50°C and not tested.
- 5. Thermal design power represents the maximum sustained power dissipated while executing publicly-available software or instruction sequences under normal system operation at nominal V<sub>CC\_CORE</sub>. Thermal solutions must monitor the temperature of the processor to prevent the processor from exceeding its maximum die temperature.

# 6.2 Advanced 333 FSB AMD Athlon™ XP Processor Model 10 SYSCLK and SYSCLK# AC Characteristics

Table 2 shows the SYSCLK/SYSCLK# differential clock AC characteristics of this processor.

Table 2. Advanced 333 FSB SYSCLK and SYSCLK# AC Characteristics

Symbol	Parameter Description	Minimum	Maximum	Units	Notes
	Clock Frequency	50	166	MHz	1
	Duty Cycle	30%	70%		
t <sub>1</sub>	Period	6		ns	2, 3
t <sub>2</sub>	High Time	1.0		ns	
t <sub>3</sub>	Low Time	1.0		ns	
t <sub>4</sub>	Fall Time		2	ns	
t <sub>5</sub>	Rise Time		2	ns	
	Period Stability		± 300	ps	

#### Notes:

- 1. The AMD Athlon™ system bus operates at twice this clock frequency.
- 2. Circuitry driving the AMD Athlon system bus clock inputs must exhibit a suitably low closed-loop jitter bandwidth to allow the PLL to track the jitter. The –20dB attenuation point, as measured into a 20- or 30-pF load must be less than 500 kHz.
- 3. Circuitry driving the AMD Athlon system bus clock inputs may purposely alter the AMD Athlon system bus clock frequency (spread spectrum clock generators). In no cases can the AMD Athlon system bus period violate the minimum specification above.

  AMD Athlon system bus clock inputs can vary from 100% of the specified frequency to 99% of the specified frequency at a maximum rate of 100 kHz.

Figure 8 shows a sample waveform of the SYSCLK signal.




Figure 8. SYSCLK Waveform

# 6.3 Advanced 333 FSB AMD Athlon™ System Bus AC Characteristics

The AC characteristics of the AMD Athlon system bus of this processor are shown in Table 3. The parameters are grouped based on the source or destination of the signals involved.

Table 3. Advanced 333 FSB AMD Athlon™ System Bus AC Characteristics

Group	Symbol	Parameter	Min	Max	Units	Notes
All Signals	T <sub>RISE</sub>	Output Rise Slew Rate	1	3	V/ns	1
All Signals	T <sub>FALL</sub>	Output Fall Slew Rate	1	3	V/ns	1
	T <sub>SKEW-DIFFEDGE</sub>	Output skew with respect to a different clock edge	-	770	ps	2
Forward	T <sub>SU</sub>	Input Data Setup Time	300		ps	3
Clocks	T <sub>HD</sub>	Input Data Hold Time	300		ps	3
	C <sub>IN</sub>	Capacitance on input clocks	4	25	pF	
	C <sub>OUT</sub>	Capacitance on output clocks	4	12	pF	
	T <sub>VAL</sub>	RSTCLK to Output Valid	800	2000	ps	4, 5
Sync	T <sub>SU</sub>	Setup to RSTCLK	500		ps	4, 6
	T <sub>HD</sub>	Hold from RSTCLK	500		ps	4, 6

#### Notes:

- 1. Rise and fall time ranges are guidelines over which the I/O has been characterized.
- 2.  $T_{SKEW-DIFFEDGE}$  is the maximum skew within a clock forwarded group between any two signals or between any signal and its forward clock, as measured at the package, with respect to different clock edges.
- 3. Input SU and HD times are with respect to the appropriate Clock Forward Group input clock.
- 4. The synchronous signals include PROCRDY, CONNECT, and CLKFWDRST.
- 5. T<sub>VAI</sub> is RSTCLK rising edge to output valid for PROCRDY. Test Load is 25 pF.
- 6. T<sub>SU</sub> is setup of CONNECT/CLKFWDRST to rising edge of RSTCLK. T<sub>HD</sub> is hold of CONNECT/CLKFWDRST from rising edge of RSTCLK.

# 6.4 Advanced 333 FSB AMD Athlon™ System Bus DC Characteristics

Table 4 shows the DC characteristics of the AMD Athlon system bus for this processor.

Table 4. Advanced 333 FSB AMD Athlon™ System Bus DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units	Notes
V <sub>REF</sub>	DC Input Reference Voltage		(0.5 x V <sub>CC_CORE</sub> ) -50	(0.5 x V <sub>CC_CORE</sub> ) +50	mV	1
I <sub>VREF_LEAK_P</sub>	V <sub>REF</sub> Tristate Leakage Pullup	$V_{IN} = V_{REF}$ Nominal	-100		μΑ	
I <sub>VREF_LEAK_N</sub>	V <sub>REF</sub> Tristate Leakage Pulldown	$V_{IN} = V_{REF}$ Nominal		100	μА	
V <sub>IH</sub>	Input High Voltage		V <sub>REF</sub> +200	V <sub>CC_CORE</sub> +500	mV	
V <sub>IL</sub>	Input Low Voltage		-500	V <sub>REF</sub> -200	m۷	
I <sub>LEAK_P</sub>	Tristate Leakage Pullup	V <sub>IN</sub> = VSS (Ground)	-1		mA	
I <sub>LEAK_N</sub>	Tristate Leakage Pulldown	V <sub>IN</sub> = V <sub>CC_CORE</sub> Nominal		1	mA	
C <sub>IN</sub>	Input Pin Capacitance		4	7	pF	
R <sub>ON</sub>	Output Resistance		0.90 x R <sub>setN,P</sub>	1.1 x R <sub>setN,P</sub>	Ω	2
R <sub>setP</sub>	Impedance Set Point, P Channel		40	70	Ω	2
R <sub>setN</sub>	Impedance Set Point, N Channel		40	70	Ω	2

#### Notes:

2. Measured at  $V_{CC\_CORE}$  / 2.

<sup>1.</sup>  $V_{REF}$  is nominally set to 50% of  $V_{CC\_CORE}$  with actual values that are specific to motherboard design implementation.  $V_{REF}$  must be created with a sufficiently accurate DC source and a sufficiently quiet AC response to adhere to the  $\pm$  50 mV specification listed above.

# 7 Advanced 400 Front-Side Bus AMD Athlon™ XP Processor Model 10 Specifications

This chapter describes the electrical specifications that are unique to the advanced 400 front-side bus (FSB) AMD Athlon<sup>TM</sup> XP processor model 10.

# 7.1 Electrical and Thermal Specifications for the Advanced 400 FSB AMD Athlon™ XP Processor Model 10

Table 5 shows the electrical and thermal specifications in the C0 working state and the S1 Stop Grant state for this processor.

Table 5. Electrical and Thermal Specifications for the Advanced 400 FSB AMD Athlon™ XP Processor Model 10

	V <sub>CC CORE</sub>	Ic	C (Proces	sor Current)				
Frequency in MHz (Model Number)	(Core	Working S	Working State CO Stop Grant S1 <sup>1, 2, 3, 4</sup>				Thermal Power <sup>5</sup> Maximum Temper	
,	Voltage)	Maximum	Typical	Maximum	Typical	Maximum	Typical	•
2100 (3000+)	1.65 V	41.4 A	32.5 A	12.1 A	7.2 A	68.3 W	53.7 W	85°C
2200 (3200+)	1.03 V	46.5 A	36.6 A	12.1 A	1.2 A	76.8 W	60.4 W	65.0

- 1. See Figure 3, "AMD Athlon™ XP Processor Model 10 Power Management States" on page 9.
- 2. The maximum Stop Grant currents are absolute worst case currents for parts that may yield from the worst case corner of the process and are not representative of the typical Stop Grant current that is currently about one-third of the maximum specified current.
- 3. These currents occur when the AMD Athlon™ system bus is disconnected and has a low power ratio of 1/8 for Stop Grant disconnect and a low power ratio of 1/8 Halt disconnect applied to the core clock grid of the processor as dictated by a value of 2003\_1223h programmed into the Clock Control (CLK\_Ctl) MSR. For more information, refer to the AMD Athlon™ and AMD Duron™ Processors BIOS, Software, and Debug Developers Guide, order# 21656.
- 4. The Stop Grant current consumption is characterized at 50°C and not tested.
- 5. Thermal design power represents the maximum sustained power dissipated while executing publicly-available software or instruction sequences under normal system operation at nominal V<sub>CC\_CORE</sub>. Thermal solutions must monitor the temperature of the processor to prevent the processor from exceeding its maximum die temperature.

# 7.2 Advanced 400 FSB AMD Athlon™ XP Processor Model 10 SYSCLK and SYSCLK# AC Characteristics

Table 6 shows the SYSCLK/SYSCLK# differential clock AC characteristics of this processor.

Table 6. Advanced 400 FSB SYSCLK and SYSCLK# AC Characteristics

Symbol	Parameter Description	Minimum	Maximum	Units	Notes
	Clock Frequency	50	200	MHz	1
	Duty Cycle	30%	70%		
t <sub>1</sub>	Period	5		ns	2, 3
t <sub>2</sub>	High Time	1.0		ns	
t <sub>3</sub>	Low Time	1.0		ns	
t <sub>4</sub>	Fall Time		1.5	ns	
t <sub>5</sub>	Rise Time		1.5	ns	
	Period Stability		± 300	ps	

- 1. The AMD Athlon™ system bus operates at twice this clock frequency.
- 2. Circuitry driving the AMD Athlon system bus clock inputs must exhibit a suitably low closed-loop jitter bandwidth to allow the PLL to track the jitter. The –20dB attenuation point, as measured into a 20- or 30-pF load must be less than 500 kHz.
- 3. Circuitry driving the AMD Athlon system bus clock inputs may purposely alter the AMD Athlon system bus clock frequency (spread spectrum clock generators). In no cases can the AMD Athlon system bus period violate the minimum specification above.

  AMD Athlon system bus clock inputs can vary from 100% of the specified frequency to 99% of the specified frequency at a maximum rate of 100 kHz.

Figure 9 shows a sample waveform of the SYSCLK signal.




Figure 9. SYSCLK Waveform

# 7.3 Advanced 400 FSB AMD Athlon™ System Bus AC Characteristics

The AC characteristics of the AMD Athlon system bus of this processor are shown in Table 7. The parameters are grouped based on the source or destination of the signals involved.

Table 7. Advanced 400 FSB AMD Athlon™ System Bus AC Characteristics

Group	Symbol	Parameter	Min	Max	Units	Notes
All Signals	T <sub>RISE</sub>	Output Rise Slew Rate	1	3	V/ns	1
All Signals	T <sub>FALL</sub>	Output Fall Slew Rate	1	3	V/ns	1
	T <sub>SKEW-DIFFEDGE</sub>	Output skew with respect to a different clock edge	-	500	ps	2
Forward	T <sub>SU</sub>	Input Data Setup Time	300		ps	3
Clocks	T <sub>HD</sub>	Input Data Hold Time	300		ps	3
	C <sub>IN</sub>	Capacitance on input clocks	4	25	pF	
	C <sub>OUT</sub>	Capacitance on output clocks	4	12	pF	
	T <sub>VAL</sub>	RSTCLK to Output Valid	800	2000	ps	4, 5
Sync	T <sub>SU</sub>	Setup to RSTCLK	500		ps	4, 6
	T <sub>HD</sub>	Hold from RSTCLK	500		ps	4, 6

- 1. Rise and fall time ranges are guidelines over which the I/O has been characterized.
- 2.  $T_{SKEW-DIFFEDGE}$  is the maximum skew within a clock forwarded group between any two signals or between any signal and its forward clock, as measured at the package, with respect to different clock edges.
- 3. Input SU and HD times are with respect to the appropriate Clock Forward Group input clock.
- 4. The synchronous signals include PROCRDY, CONNECT, and CLKFWDRST.
- 5. T<sub>VAI</sub> is RSTCLK rising edge to output valid for PROCRDY. Test Load is 25 pF.
- 6. T<sub>SU</sub> is setup of CONNECT/CLKFWDRST to rising edge of RSTCLK. T<sub>HD</sub> is hold of CONNECT/CLKFWDRST from rising edge of RSTCLK.

# 7.4 Advanced 400 FSB AMD Athlon™ System Bus DC Characteristics

Table 8 shows the DC characteristics of the AMD Athlon system bus for this processor.

Table 8. Advanced 400 FSB AMD Athlon™ System Bus DC Characteristics

Symbol	Parameter	Condition	Min	Max	Units	Notes
V <sub>REF</sub>	DC Input Reference Voltage		(0.5 x V <sub>CC_CORE</sub> ) -50	(0.5 x V <sub>CC_CORE</sub> ) +50	mV	1
I <sub>VREF_LEAK_P</sub>	V <sub>REF</sub> Tristate Leakage Pullup	$V_{IN} = V_{REF}$ Nominal	-100		μΑ	
I <sub>VREF_LEAK_N</sub>	V <sub>REF</sub> Tristate Leakage Pulldown	$V_{IN} = V_{REF}$ Nominal		100	μΑ	
V <sub>IH</sub>	Input High Voltage		V <sub>REF</sub> +150	V <sub>CC_CORE</sub> +500	mV	
V <sub>IL</sub>	Input Low Voltage		-500	V <sub>REF</sub> -150	m۷	
I <sub>LEAK_P</sub>	Tristate Leakage Pullup	V <sub>IN</sub> = VSS (Ground)	-1		mA	
I <sub>LEAK_N</sub>	Tristate Leakage Pulldown	V <sub>IN</sub> = V <sub>CC_CORE</sub> Nominal		1	mA	
C <sub>IN</sub>	Input Pin Capacitance		4	7	pF	
R <sub>ON</sub>	Output Resistance		0.90 x R <sub>setN,P</sub>	1.1 x R <sub>setN,P</sub>	Ω	2
R <sub>setP</sub>	Impedance Set Point, P Channel		40	70	Ω	2
R <sub>setN</sub>	Impedance Set Point, N Channel		40	70	Ω	2

<sup>1.</sup>  $V_{REF}$  is nominally set to 50% of  $V_{CC\_CORE}$  with actual values that are specific to motherboard design implementation.  $V_{REF}$  must be created with a sufficiently accurate DC source and a sufficiently quiet AC response to adhere to the  $\pm$  50 mV specification listed above.

<sup>2.</sup> Measured at  $V_{CC\_CORE}$  / 2.

# 8 Electrical Data

This chapter describes the electrical characteristics that apply to all desktop AMD Athlon<sup>TM</sup> XP processors model 10.

## 8.1 Conventions

The conventions used in this chapter are as follows:

- Current specified as being sourced by the processor is *negative*.
- Current specified as being sunk by the processor is *positive*.

# 8.2 Interface Signal Groupings

The electrical data in this chapter is presented separately for each signal group.

Table 9 defines each group and the signals contained in each group.

**Table 9. Interface Signal Groupings** 

Signal Group	Signals	Notes
Power	VID[4:0], VCCA, V <sub>CC_CORE</sub> , COREFB, COREFB#	See "Voltage Identification (VID[4:0])" on page 30, "VID[4:0] Pins" on page 77, "VCCA AC and DC Characteristics" on page 31, "V <sub>CC_CORE</sub> Characteristics" on page 32, "VCCA Pin" on page 77, and "COREFB and COREFB# Pins" on page 73.
Frequency	FID[3:0]	See "Frequency Identification (FID[3:0])" on page 31 and "FID[3:0] Pins" on page 74.
System Clocks	SYSCLK, SYSCLK# (Tied to CLKIN/CLKIN# and RSTCLK/RSTCLK#), PLLBYPASSCLK#, PLLBYPASSCLK	See Table 15, "SYSCLK and SYSCLK# DC Characteristics," on page 35, Table 2, "Advanced 333 FSB SYSCLK and SYSCLK# AC Characteristics," on page 22, Table 6, "Advanced 400 FSB SYSCLK and SYSCLK# AC Characteristics," on page 26, "SYSCLK and SYSCLK#" on page 77, and "PLL Bypass and Test Pins" on page 76.

26237C-May 2003

**Table 9.** Interface Signal Groupings (continued)

Signal Group	Signals	Notes
AMD Athlon™ System Bus	SADDIN[14:2]#, SADDOUT[14:2]#, SADDINCLK#, SADDOUTCLK#, SFILLVAL#, SDATAINVAL#, SDATAOUTVAL#, SDATA[63:0]#, SDATAINCLK[3:0]#, SDATAOUTCLK[3:0]#, CLKFWDRST, PROCRDY, CONNECT	See "Advanced 333 FSB AMD Athlon™ System Bus DC Characteristics" on page 24, See "Advanced 400 FSB AMD Athlon™ System Bus DC Characteristics" on page 28, Table 3, "Advanced 333 FSB AMD Athlon™ System Bus AC Characteristics," on page 23, Table 7, "Advanced 400 FSB AMD Athlon™ System Bus AC Characteristics," on page 27, and "CLKFWDRST Pin" on page 72.
Southbridge	RESET#, INTR, NMI, SMI#, INIT#, A20M#, FERR, IGNNE#, STPCLK#, FLUSH#	See "General AC and DC Characteristics" on page 36, "INTR Pin" on page 76, "NMI Pin" on page 76, "SMI# Pin" on page 77, "INIT# Pin" on page 75, "A20M# Pin" on page 72, "FERR Pin" on page 73, "IGNNE# Pin" on page 75, "STPCLK# Pin" on page 77, and "FLUSH# Pin" on page 75.
JTAG	TMS, TCK, TRST#, TDI, TDO	See "General AC and DC Characteristics" on page 36.
Test	PLLBYPASS#, PLLTEST#, PLLMON1, PLLMON2, SCANCLK1, SCANCLK2, SCANSHIFTEN, SCANINTEVAL, ANALOG	See "General AC and DC Characteristics" on page 36, "PLL Bypass and Test Pins" on page 76, "Scan Pins" on page 77, "Analog Pin" on page 72.
Miscellaneous	DBREQ#, DBRDY, PWROK	See "General AC and DC Characteristics" on page 36, "DBRDY and DBREQ# Pins" on page 73, "PWROK Pin" on page 76.
APIC	PICD[1:0]#, PICCLK	See "APIC Pins AC and DC Characteristics" on page 41, and "APIC Pins, PICCLK, PICD[1:0]#" on page 72.
Thermal	THERMDA, THERMDC	See Table 17, "Thermal Diode Electrical Characteristics," on page 39, and "THERMDA and THERMDC Pins" on page 77.

# 8.3 Voltage Identification (VID[4:0])

Table 10 shows the VID[4:0] DC Characteristics. For more information on VID[4:0] DC Characteristics, see "VID[4:0] Pins" on page 77.

Table 10. VID[4:0] DC Characteristics

Parameter	Description	Min	Max
I <sub>OL</sub>	Output Current Low	6 mA	
V <sub>OH</sub>	Output High Voltage	-	5.25 V *

<sup>\*</sup> The VID pins are either open circuit or pulled to ground. It is recommended that these pins are not pulled above 5.25 V, which is 5.0 V + 5%.

# 8.4 Frequency Identification (FID[3:0])

Table 11 shows the FID[3:0] DC characteristics. For more information, see "FID[3:0] Pins" on page 74.

Table 11. FID[3:0] DC Characteristics

Parameter	Description	Min	Max
I <sub>OL</sub>	Output Current Low	6 mA	
V	Output High Voltage		2.625 V <sup>1</sup>
V <sub>OH</sub>	Output High Voltage	_	$ V_{OH} - V_{CC\_CORE}  \le 1.60 V^2$

#### Note:

- 1. The FID pins must not be pulled above 2.625 V, which is equal to 2.5 V plus a maximum of five percent.
- 2. Refer to "VCC\_2.5V Generation Circuit" found in the section, "Motherboard Required Circuits," of the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363.

## 8.5 VCCA AC and DC Characteristics

Table 12 shows the AC and DC characteristics for VCCA. For more information, see "VCCA Pin" on page 77

Table 12. VCCA AC and DC Characteristics

Symbol	Parameter	Min	Nominal	Max	Units	Notes
V	VCCA Pin Voltage	2.25	2.5	2.75	V	1
V <sub>VCCA</sub>	VCCA FIII Voltage 2.23 2.3	ge 2.25 2.5	$\mid V_{VCCA} - V_{CC\_CORE} \mid \le 1.60 \text{ V}$	-	2	
I <sub>VCCA</sub>	VCCA Pin Current	0		50	mA/GHz	3

#### Notes:

- 1. Minimum and Maximum voltages are absolute. No transients below minimum nor above maximum voltages are permitted.
- 2. For more information, refer to the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363.
- 3. Measured at 2.5 V.

## 8.6 Decoupling

See the *AMD Athlon*<sup>TM</sup> *Processor-Based Motherboard Design Guide*, order# 24363, or contact your local AMD office for information about the decoupling required on the motherboard for use with the AMD Athlon XP processor model 10.

26237C-May 2003

# 8.7 V<sub>CC CORE</sub> Characteristics

Table 13 shows the AC and DC characteristics for  $V_{CC\_CORE}.$  See Figure 10 on page 33 for a graphical representation of the  $V_{CC\_CORE}$  waveform.

Table 13.  $V_{CC\_CORE}$  AC and DC Characteristics

Symbol	Parameter	Limit in Working State	Units
V <sub>CC_CORE_DC_MAX</sub>	Maximum static voltage above V <sub>CC_CORE_NOM</sub> *	50	mV
V <sub>CC_CORE_DC_MIN</sub>	Maximum static voltage below V <sub>CC_CORE_NOM</sub> *	-50	mV
V <sub>CC_CORE_AC_MAX</sub>	Maximum excursion above V <sub>CC_CORE_NOM</sub> *	150	mV
V <sub>CC_CORE_AC_MIN</sub>	Maximum excursion below V <sub>CC_CORE_NOM</sub> *	-100	mV
t <sub>MAX_AC</sub>	Maximum excursion time for AC transients	10	μς
t <sub>MIN_AC</sub>	Negative excursion time for AC transients	5	μς
Notos			

<sup>\*</sup>All voltage measurements are taken differentially at the COREFB/COREFB# pins.

Figure 10 shows the processor core voltage ( $V_{CC\_CORE}$ ) waveform response to perturbation. The  $t_{MIN\_AC}$  (negative AC transient excursion time) and  $t_{MAX\_AC}$  (positive AC transient excursion time) represent the maximum allowable time below or above the DC tolerance thresholds.




Figure 10. V<sub>CC\_CORE</sub> Voltage Waveform

26237C-May 2003

# 8.8 Absolute Ratings

The AMD Athlon XP processor model 10 should not be subjected to conditions exceeding the absolute ratings, as such conditions can adversely affect long-term reliability or result in functional damage.

Table 14 lists the maximum absolute ratings of operation for the AMD Athlon XP processor model 10.

**Table 14. Absolute Ratings** 

Parameter	Description	Min	Max
V <sub>CC_CORE</sub>	Processor core voltage supply	-0.5 V	V <sub>CC_CORE</sub> Max + 0.5 V
VCCA	Processor PLL voltage supply	-0.5 V	VCCA Max + 0.5 V
V <sub>PIN</sub>	Voltage on any signal pin	-0.5 V	V <sub>CC_CORE</sub> Max + 0.5 V
T <sub>STORAGE</sub>	Storage temperature of processor	-40°C	100°C

## 8.9 SYSCLK and SYSCLK# DC Characteristics

Table 15 shows the DC characteristics of the SYSCLK and SYSCLK# differential clocks. The SYSCLK signal represents CLKIN and RSTCLK tied together while the SYSCLK# signal represents CLKIN# and RSTCLK# tied together. For more information about SYSCLK and SYSCLK#, see "SYSCLK and SYSCLK#" on page 77 and Table 23, "Pin Name Abbreviations," on page 56.

Table 15. SYSCLK and SYSCLK# DC Characteristics

Symbol	Description	Min	Max	Units
V <sub>Threshold-DC</sub>	Crossing before transition is detected (DC)	400		mV
V <sub>Threshold-AC</sub>	Crossing before transition is detected (AC)	450		mV
I <sub>LEAK_P</sub>	Leakage current through P-channel pullup to V <sub>CC_CORE</sub>	-1		mA
I <sub>LEAK_N</sub>	Leakage current through N-channel pulldown to VSS (Ground)		1	mA
V <sub>CROSS</sub>	Differential signal crossover		V <sub>CC_CORE</sub> / 2±100	mV
C <sub>PIN</sub>	Capacitance *	4	25 *	pF

Figure 11 shows the DC characteristics of the SYSCLK and SYSCLK# signals.




Figure 11. SYSCLK and SYSCLK# Differential Clock Signals

<sup>\*</sup> The following processor inputs have twice the listed capacitance because they connect to two input pads—SYSCLK and SYSCLK#.

SYSCLK connects to CLKIN/RSTCLK. SYSCLK# connects to CLKIN#/RSTCLK#.

## 8.10 General AC and DC Characteristics

Table 16 shows the AMD Athlon XP processor model 10 AC and DC characteristics of the Southbridge, JTAG, test, and miscellaneous pins.

Table 16. General AC and DC Characteristics

Symbol	Parameter Description	Condition	Min	Max	Units	Notes
V <sub>IH</sub>	Input High Voltage		(V <sub>CC_CORE</sub> / 2) + 200 mV	V <sub>CC_CORE</sub> + 300 mV	V	1, 2
V <sub>IL</sub>	Input Low Voltage		-300	350	mV	1, 2
V <sub>OH</sub>	Output High Voltage		V <sub>CC_CORE</sub> – 400	V <sub>CC_CORE</sub> + 300	mV	
V <sub>OL</sub>	Output Low Voltage		-300	400	mV	
I <sub>LEAK_P</sub>	Tristate Leakage Pullup	V <sub>IN</sub> = VSS (Ground)	-1		mA	
I <sub>LEAK_N</sub>	Tristate Leakage Pulldown	V <sub>IN</sub> = V <sub>CC_CORE</sub> Nominal		600	μА	
I <sub>OH</sub>	Output High Current			-6	mA	3
I <sub>OL</sub>	Output Low Current		6		mA	3
T <sub>SU</sub>	Sync Input Setup Time		2.0		ns	4, 5
T <sub>HD</sub>	Sync Input Hold Time		0.0		ps	4, 5
T <sub>DELAY</sub>	Output Delay with respect to RSTCLK		0.0	6.1	ns	5

- 1. Characterized across DC supply voltage range.
- 2. Values specified at nominal  $V_{CC\ CORE}$ . Scale parameters between  $V_{CC\ CORE}$  minimum and  $V_{CC\ CORE}$  maximum.
- 3.  $I_{OL}$  and  $I_{OH}$  are measured at  $V_{OL}$  maximum and  $V_{OH}$  minimum, respectively.
- 4. Synchronous inputs/outputs are specified with respect to RSTCLK and RSTCK# at the pins.
- 5. These are aggregate numbers.
- 6. Edge rates indicate the range over which inputs were characterized.
- 7. In asynchronous operation, the signal must persist for this time to enable capture.
- 8. This value assumes RSTCLK period is 10 ns  $\Longrightarrow$  TBIT = 2\*fRST.
- 9. The approximate value for standard case in normal mode operation.
- 10. This value is dependent on RSTCLK frequency, divisors, Low Power mode, and core frequency.
- 11. Reassertions of the signal within this time are not guaranteed to be seen by the core.
- 12. This value assumes that the skew between RSTCLK and K7CLKOUT is much less than one phase.
- 13. This value assumes RSTCLK and K7CLKOUT are running at the same frequency, though the processor is capable of other configurations.
- 14. Time to valid is for any open-drain pins. See requirements 7 and 8 in the "Power-Up Timing Requirements" chapter for more information.

### Table 16. General AC and DC Characteristics (continued)


Symbol	Parameter Description	Condition	Min	Max	Units	Notes
T <sub>BIT</sub>	Input Time to Acquire		20.0		ns	7, 8
T <sub>RPT</sub>	Input Time to Reacquire		40.0		ns	9–13
T <sub>RISE</sub>	Signal Rise Time		1.0	3.0	V/ns	6
T <sub>FALL</sub>	Signal Fall Time		1.0	3.0	V/ns	6
C <sub>PIN</sub>	Pin Capacitance		4	12	pF	
T <sub>VALID</sub>	Time to data valid			100	ns	14

- 1. Characterized across DC supply voltage range.
- 2. Values specified at nominal V<sub>CC CORE</sub>. Scale parameters between V<sub>CC CORE</sub> minimum and V<sub>CC CORE</sub> maximum.
- 3.  $I_{OL}$  and  $I_{OH}$  are measured at  $V_{OL}$  maximum and  $V_{OH}$  minimum, respectively.
- 4. Synchronous inputs/outputs are specified with respect to RSTCLK and RSTCK# at the pins.
- 5. These are aggregate numbers.
- 6. Edge rates indicate the range over which inputs were characterized.
- 7. In asynchronous operation, the signal must persist for this time to enable capture.
- 8. This value assumes RSTCLK period is 10 ns  $\Longrightarrow$  TBIT = 2\*fRST.
- 9. The approximate value for standard case in normal mode operation.
- 10. This value is dependent on RSTCLK frequency, divisors, Low Power mode, and core frequency.
- 11. Reassertions of the signal within this time are not guaranteed to be seen by the core.
- 12. This value assumes that the skew between RSTCLK and K7CLKOUT is much less than one phase.
- 13. This value assumes RSTCLK and K7CLKOUT are running at the same frequency, though the processor is capable of other configurations.
- 14. Time to valid is for any open-drain pins. See requirements 7 and 8 in the "Power-Up Timing Requirements" chapter for more information.

# 8.11 Open Drain Test Circuit

Figure 12 is a test circuit that may be used on automated test equipment (ATE) to test for validity on open drain pins.

Refer to Table 16, "General AC and DC Characteristics," on page 36 for timing requirements.



- 1.  $V_{Termination} = 1.2 V$  for VID and FID pins  $V_{Termination} = 1.0 V$  for APIC pins
- 2.  $I_{OL} = -6$  mA for VID and FID pins  $I_{OL} = -9$  mA for APIC pins

Figure 12. General ATE Open-Drain Test Circuit

#### **Thermal Diode Characteristics** 8.12

The AMD Athlon XP processor model 10 provides a diode that can be used in conjunction with an external temperature sensor to determine the die temperature of the processor. The diode anode (THERMDA) and cathode (THERMDC) are available as pins on the processor, as described in "THERMDA and THERMDC Pins" on page 77.

For information about thermal design for the AMD Athlon XP processor model 10, including layout and airflow considerations, see the AMD Processor Thermal, Mechanical, and Chassis Cooling Design Guide, order# 23794, and the cooling guidelines on http://www.amd.com.

### **Thermal Diode Electrical Characteristics**

Table 17 shows the AMD Athlon XP processor model 10 characteristics of the on-die thermal diode. For information about calculations for the ideal diode equation and temperature offset correction, see Appendix A, "Thermal Diode Calculations," on page 77.

Symbol	Parameter Description	Min	Nom	Max	Uı
ı	Sourcing current	E		700	

**Table 17. Thermal Diode Electrical Characteristics** 

Symbol	Parameter Description	Min	Nom	Max	Units	Notes
I	Sourcing current	5		300	μΑ	1
n <sub>f, lumped</sub>	Lumped ideality factor	1.00000	1.00374	1.00900		2, 3, 4
n <sub>f, actual</sub>	Actual ideality factor		1.00261			3, 4
R <sub>T</sub>	Series Resistance		0.93		Ω	3, 4

#### Notes:

- 1. The sourcing current should always be used in forward bias only.
- 2. Characterized at 95°C with a forward bias current pair of 10 µA and 100 µA. AMD recommends using a minimum of two sourcing currents to accurately measure the temperature of the thermal diode.
- 3. Not 100% tested. Specified by design and limited characterization.
- The lumped ideality factor adds the effect of the series resistance term to the actual ideality factor. The series resistance term indicates the resistance from the pins of the processor to the on-die thermal diode. The value of the lumped ideality factor depends on the sourcing current pair used.

## **Thermal Protection Characterization**

The following section describes parameters relating to thermal protection. The implementation of thermal control circuitry to control processor temperature is left to the manufacturer to determine how to implement.

Thermal limits in motherboard design are necessary to protect the processor from thermal damage.  $T_{SHUTDOWN}$  is the temperature for thermal protection circuitry to initiate shutdown of the processor.  $T_{SD\_DELAY}$  is the maximum time allowed from the detection of the over-temperature condition to processor shutdown to prevent thermal damage to the processor.

Systems that do not implement thermal protection circuitry or that do not react within the time specified by  $T_{SD\_DELAY}$  can cause thermal damage to the processor during the unlikely events of fan failure or powering up the processor without a heat-sink. The processor relies on thermal circuitry on the motherboard to turn off the regulated core voltage to the processor in response to a thermal shutdown event.

Thermal protection circuitry reference designs and thermal solution guidelines are found in the following documents:

- AMD Athlon<sup>TM</sup> Processor-Based Motherboard Design Guide, order# 24363
- AMD Thermal, Mechanical, and Chassis Cooling Design Guide, order# 23794

See *http://www.amd.com* for more information about thermal solutions.

Table 18 shows the  $T_{SHUTDOWN}$  and  $T_{SD\_DELAY}$  specifications for circuitry in motherboard design necessary for thermal protection of the processor.

Table 18. Guidelines for Platform Thermal Protection of the Processor

Symbol	Parameter Description	Max	Units	Notes
T <sub>SHUTDOWN</sub>	Thermal diode shutdown temperature for processor protection	125	°C	1, 2, 3
T <sub>SD_DELAY</sub>	Maximum allowed time from T <sub>SHUTDOWN</sub> detection to processor shutdown	500	ms	1, 3

- 1. The thermal diode is not 100% tested, it is specified by design and limited characterization.
- 2. The thermal diode is capable of responding to thermal events of 40°C/s or faster.
- 3. The AMD Athlon™ XP processor model 10 provides a thermal diode for measuring die temperature of the processor. The processor relies on thermal circuitry on the motherboard to turn off the regulated core voltage to the processor in response to a thermal shutdown event. Refer to AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363, for thermal protection circuitry designs.

## 8.13 APIC Pins AC and DC Characteristics

Table 19 shows the AMD Athlon XP processor model 10 AC and DC characteristics of the APIC pins.

Table 19. APIC Pin AC and DC Characteristics

Symbol	Parameter Description	Condition	Min	Max	Units	Notes
V	Innut High Voltage		1.7	2.625	V	1, 2
V <sub>IH</sub>	Input High Voltage	V <sub>CC_CORE</sub> < V <sub>CC_CORE_MAX</sub>		$\mid V_{IH} - V_{CC\_CORE} \mid \le 1.60 \text{ V}$	V	3
$V_{IL}$	Input Low Voltage		-300	700	mV	1
V	Output High Voltage			2.625	V	2
V <sub>OH</sub>	Output High Voltage	V <sub>CC_CORE</sub> < V <sub>CC_CORE_MAX</sub>		$ V_{OH} - V_{CC\_CORE}  \le 1.60 \text{ V}$	V	3
$V_{OL}$	Output Low Voltage		-300	400	mV	
I <sub>LEAK_P</sub>	Tristate Leakage Pullup	V <sub>IN</sub> = VSS (Ground)	-1		mA	
I <sub>LEAK_N</sub>	Tristate Leakage Pulldown	V <sub>IN</sub> = 2.5 V		1	mA	
I <sub>OL</sub>	Output Low Current	V <sub>OL</sub> Max	9		mA	
T <sub>RISE</sub>	Signal Rise Time		1.0	3.0	V/ns	3
T <sub>FALL</sub>	Signal Fall Time		1.0	3.0	V/ns	3
T <sub>SU</sub>	Setup Time		1		ns	
T <sub>HD</sub>	Hold Time		1		ns	
C <sub>PIN</sub>	Pin Capacitance		4	12	pF	

- 1. Characterized across DC supply voltage range.
- 2. The 2.625-V value is equal to 2.5 V plus a maximum of five percent.
- 3. Refer to "VCC\_2.5V Generation Circuit" found in the section, "Motherboard Required Circuits," of the AMD Athlon™ Processor-Based Motherboard Design Guide, order# 24363.
- 4. Edge rates indicate the range for characterizing the inputs.



26237C-May 2003

# 9 Signal and Power-Up Requirements

The AMD Athlon<sup>TM</sup> XP processor model 10 is designed to provide functional operation if the voltage and temperature parameters are within the limits of normal operating ranges.

## 9.1 Power-Up Requirements

# Signal Sequence and Timing Description

Figure 13 shows the relationship between key signals in the system during a power-up sequence. This figure details the requirements of the processor.




Figure 13. Signal Relationship Requirements During Power-Up Sequence

**Notes: 1.** Figure 13 represents several signals generically by using names not necessarily consistent with any pin lists or schematics.

2. Requirements 1–8 in Figure 13 are described in "Power-Up Timing Requirements" on page 44.

**Power-Up Timing Requirements.** The signal timing requirements are as follows:

1. RESET# must be asserted before PWROK is asserted.

The AMD Athlon XP processor model 10 does not set the correct clock multiplier if PWROK is asserted prior to a RESET# assertion. It is recommended that RESET# be asserted at least 10 nanoseconds prior to the assertion of PWROK.

In practice, a Southbridge asserts RESET# milliseconds before PWROK is asserted.

2. All motherboard voltage planes must be within specification before PWROK is asserted.

PWROK is an output of the voltage regulation circuit on the motherboard. PWROK indicates that  $V_{CC\_CORE}$  and all other voltage planes in the system are within specification.

The motherboard is required to delay PWROK assertion for a minimum of three milliseconds from the 3.3 V supply being within specification. This delay ensures that the system clock (SYSCLK/SYSCLK#) is operating within specification when PWROK is asserted.

The processor core voltage,  $V_{CC\_CORE}$ , must be within specification as dictated by the VID[4:0] pins driven by the processor before PWROK is asserted. Before PWROK assertion, the AMD Athlon processor is clocked by a ring oscillator.

The processor PLL is powered by VCCA. The processor PLL does not lock if VCCA is not high enough for the processor logic to switch for some period before PWROK is asserted. VCCA must be within specification at least five microseconds before PWROK is asserted.

In practice VCCA, V<sub>CC\_CORE</sub>, and all other voltage planes must be within specification for several milliseconds before PWROK is asserted.

After PWROK is asserted, the processor PLL locks to its operational frequency.

3. The system clock (SYSCLK/SYSCLK#) must be running before PWROK is asserted.

When PWROK is asserted, the processor switches from driving the internal processor clock grid from the ring oscillator to driving from the PLL. The reference system clock must be valid at this time. The system clocks are designed to be running after 3.3 V has been within specification for three milliseconds.

### 4. PWROK assertion to deassertion of RESET#

The duration of RESET# assertion during cold boots is intended to satisfy the time it takes for the PLL to lock with a less than 1 ns phase error. The processor PLL begins to run after PWROK is asserted and the internal clock grid is switched from the ring oscillator to the PLL. The PLL lock time may take from hundreds of nanoseconds to tens of microseconds. It is recommended that the minimum time between PWROK assertion to the deassertion of RESET# be at least 1.0 milliseconds. Southbridges enforce a delay of 1.5 to 2.0 milliseconds between PWRGD (Southbridge version of PWROK) assertion and NB\_RESET# deassertion.

- 5. PWROK must be monotonic and meet the timing requirements as defined in Table 12, "General AC and DC Characteristics," on page 34. The processor should not switch between the ring oscillator and the PLL after the initial assertion of PWROK.
- 6. NB\_RESET# must be asserted (causing CONNECT to also assert) before RESET# is deasserted. In practice all Southbridges enforce this requirement.
  - If NB\_RESET# does not assert until after RESET# has deasserted, the processor misinterprets the CONNECT assertion (due to NB\_RESET# being asserted) as the beginning of the SIP transfer. There must be sufficient overlap in the resets to ensure that CONNECT is sampled asserted by the processor before RESET# is deasserted.
- 7. The FID[3:0] signals are valid within 100 ns after PWROK is asserted. The chipset must not sample the FID[3:0] signals until they become valid. Refer to the *AMD Athlon™ Processor-Based Motherboard Design Guide*, order# 24363, for the specific implementation and additional circuitry required.
- 8. The FID[3:0] signals become valid within 100 ns after RESET# is asserted. Refer to the *AMD Athlon*<sup>TM</sup> *Processor-Based Motherboard Design Guide*, order# 24363, for the specific implementation and additional circuitry required.

26237C-May 2003

## Clock Multiplier Selection (FID[3:0])

The chipset samples the FID[3:0] signals in a chipset-specific manner from the processor and uses this information to determine the correct serial initialization packet (SIP). The chipset then sends the SIP information to the processor for configuration of the AMD Athlon system bus for the clock multiplier that determines the processor frequency indicated by the FID[3:0] code. The SIP is sent to the processor using the SIP protocol. This protocol uses the PROCRDY, CONNECT, and CLKFWDRST signals, that are synchronous to SYSCLK.

For more information about FID[3:0], see "FID[3:0] Pins" on page 74.

**Serial Initialization Packet (SIP) Protocol.** Refer to  $AMD\ Athlon^{\text{TM}}\ and\ AMD\ Duron^{\text{TM}}\ System\ Bus\ Specification,$  order# 21902 for details of the SIP protocol.

# 9.2 Processor Warm Reset Requirements

### Northbridge Reset Pins

RESET# cannot be asserted to the processor without also being asserted to the Northbridge. RESET# to the Northbridge is the same as PCI RESET#. The minimum assertion for PCI RESET# is one millisecond. Southbridges enforce a minimum assertion of RESET# for the processor, Northbridge, and PCI of 1.5 to 2.0 milliseconds.

# 10 Mechanical Data

The AMD Athlon<sup>™</sup> XP processor model 10 connects to themotherboard through a Pin Grid Array (PGA) socket named Socket A. This processor utilizes the Organic Pin Grid Array (OPGA) package type described in this chapter. For more information, see the AMD Athlon<sup>™</sup> Processor-Based Motherboard Design Guide, order# 24363.

# 10.1 Die Loading

The processor die on the OPGA package is exposed at the top of the package. This feature facilitates heat transfer from the die to an approved heat sink. Any heat sink design should avoid loads on corners and edges of die. The OPGA package has compliant pads that serve to bring surfaces in planar contact. Tool-assisted zero insertion force sockets should be designed so that no load is placed on the ceramic substrate of the package.

Table 20 shows the mechanical loading specifications for the processor die. It is critical that the mechanical loading of the heat sink does not exceed the limits shown in Table 20.

**Table 20. Mechanical Loading** 

Location	Dynamic (MAX)	Static (MAX)	Units	Note
Die Surface	100	30	lbf	1
Die Edge	10	10	lbf	2

- 1. Load specified for coplanar contact to die surface.
- 2. Load defined for a surface at no more than a two-degree angle of inclination to die surface.


# 10.2 AMD Athlon™ XP Processor Model 10 Part Number 27488 OPGA Package Dimensions

Table 21 shows the part number 27488 OPGA package dimensions in millimeters assigned to the letters and symbols used in the 27488 package diagram, Figure 14 on page 49.

Table 21. Dimensions for the AMD Athlon™ XP Processor Model 10 Part Number 27488 OPGA Package

Letter or Symbol	Minimum Dimension <sup>1</sup>	Maximum Dimension <sup>1</sup>	Letter or Symbol	Minimum Dimension <sup>1</sup>	Maximum Dimension <sup>1</sup>
D/E	49.27	49.78	E9	1.66	1.96
D1/E1	45.72	BSC	G/H	-	4.50
D2	7.42	REF	Α	1.942	REF
D3	3.30	3.60	A1	1.00	1.20
D4	10.78	11.33	A2	0.80	0.88
D5	10.78	11.33	A3	0.116	_
D6	8.13	8.68	A4	-	1.90
D7	12.33	12.88	φР	-	6.60
D8	3.05	3.35	φb	0.43	0.50
D9	12.71	13.26	φb1	1.40	REF
E2	13.61	REF	S	1.435	2.375
E3	2.35	2.65	L	3.05	3.31
E4	7.87	8.42	M	3	7
<b>E</b> 5	7.87	8.42	N	4!	53
E6	11.41	11.96	e	1.27	BSC
<b>E</b> 7	11.41	11.96	e1	2.54	BSC
E8	13.28	13.83	Mass <sup>2</sup>	11.0	g REF

- 1. Dimensions are given in millimeters.
- 2. The mass consists of the completed package, including processor, surface mounted parts and pins.



#### **GENERAL NOTES**

- 1. All dimensions are specified in millimeters (mm).
- 2. Dimensioning and tolerancing per ASME-Y14.5M-1994.
- This corner is marked with a triangle on both sides of the package to identify the pin A1 corner for orientation purposes.
- 4. Symbol "M" determines pin matrix size and "N" is number of pins.
- 5. Dimension "b" is measured at maximum solder pin diameter on a plane parallel to datum C.

Figure 14. AMD Athlon™ XP Processor Model 10 Part Number 27488 OPGA Package Diagram


# 10.3 AMD Athlon™ XP Processor Model 10 Part Number 27493 OPGA Package Dimensions

Table 22 shows the part number 27493 OPGA package dimensions in millimeters assigned to the letters and symbols shown in the 27493 package diagram, Figure 15 on page 51.

Table 22. Dimensions for the AMD Athlon™ XP Processor Model 10 Part Number 27493 OPGA Package

Letter or Symbol	Minimum Dimension <sup>1</sup>	Maximum Dimension <sup>1</sup>	Letter or Symbol	Minimum Dimension <sup>1</sup>	Maximum Dimension <sup>1</sup>
D/E	49.27	49.78	G/H	_	4.50
D1/E1	45.72	BSC	Α	1.917	REF
D2	7.42	REF	A1	0.977	1.177
D3	3.30	3.60	A2	0.80	0.88
D4	10.78	11.33	A3	0.116	-
D5	10.78	11.33	A4	_	1.90
D6	8.13	8.68	φР	_	6.60
D7	12.33	12.88	φb	0.43	0.50
D8	3.05	3.35	φb1	1.40	REF
D9	12.71	13.26	S	1.435	2.375
E2	13.61	REF	L	3.05	3.31
E3	2.35	2.65	М	3	7
E4	7.87	8.42	N	4.	53
E5	7.87	8.42	e	1.27	BSC
E6	11.41	11.96	e1	2.54	BSC
E8	E8 13.28		Mass <sup>2</sup>	11.0	g REF
E9	1.66	1.96			

- 1. Dimensions are given in millimeters.
- 2. The mass consists of the completed package, including processor, surface mounted parts and pins.



### **GENERAL NOTES**

- 1. All dimensions are specified in millimeters (mm).
- 2. Dimensioning and tolerancing per ASME-Y14.5M-1994.
- This corner is marked with a triangle on both sides of the package identifies pin A1 corner and can be used for handling and orientation purposes.
- 4. Symbol "M" determines pin matrix size and "N" is number of pins.
- Dimension "b" is measured at maximum solder pin diameter on a plane parallel to datum C.
- 6. "x" in front of package variation denotes non-qualified package per AMD 01-002.3.
  - 7. The following features are not shown on drawings:
    - a) Marking on die, label on package
    - b) Laser elements, ink swatch
    - c) Die and passive fudicials
  - 8. The die is centered on the package.

Figure 15. AMD Athlon™ XP Processor Model 10 Part Number 27493 OPGA Package Diagram



26237C-May 2003

# 11 Pin Descriptions

This chapter includes pin diagrams of the organic pin grid array (OPGA) for the AMD Athlon<sup>TM</sup> XP processor model 10, a listing of pin name abbreviations, and a cross-referenced listing of pin locations to signal names.

## 11.1 Pin Diagram and Pin Name Abbreviations

Figure 16 on page 54 shows the staggered Pin Grid Array (PGA) for the AMD Athlon<sup>TM</sup> XP processor model 10. Because some of the pin names are too long to fit in the grid, they are abbreviated. Figure 17 on page 55 shows the bottomside view of the array. Table 23 on page 56 lists all the pins in alphabetical order by pin name, along with the abbreviation where necessary.

	A	∞	U	۵	ш	<u>.</u>	<sub>5</sub>	Ξ		×		٤	z	<u>~</u>	o	~	S	_	n	>	<b>×</b>	×	Y	Z	AA	AB	AC	ΑĐ	AE	ΑF	AG	H	ΑJ	AK	Αľ	AM	AN	
37	0E#0S		SDOC#1		SD#22		lZ#GS		SD#29		SD#28		8D#18		) 91#OS		9#0S		<b>-</b>		SD#1		SD#12		SD#13 /		1 LL#0S		6#QS		SA#7		SA#3		SAI#10		8A#9	37
36		))A	S	SSA		λCC		NSS		))A	-	VSS		λCC		NSS		VCC		NSS		NCC		VSS		NCC		NSS		NCC		NSS		λCC		NSS		36
35	SD#40		SD#41		SD#31		SD#23		SDIC#1		×		SD #27		SD#17		SD#15		SD#4		SD#2		SD#3		SD#0		SD#14		SDOC#0		SAI#11		SA#6		SA#4		SAI#13	35
34		VSS		NSS		λCC		NSS		λCC		VSS		λCC		NSS		VCC		NSS		λCC		VSS		VCC		NSS		λCC		NSS		λCC		λCC		34
33	SDOC#2		SD#42		¥		SD#20		6L#QS		SD#26		SD#25		SD#24		Z#QS		SD#5		SDIC#0		NC		8#QS		01#QS		SA#5		SA#2		SAIC#		SA#8		#ANIOS	33
32		))A		λCC		λCC		¥		λCC		NSS		λCC		NSS		VCC		VSS		λCC		VSS		NCC		NSS		NC		SSA		SSA		NSS		32
31	NC		SD#43		SD#32		Ж		NC		NC		NC		Ж		NC		ИС		NC		NC		NC		NC		NC		FSB0		SFILLV#		#NOOS		SAI#14	31
30		NSS		SSA		NC		NC		NC		NSS		))A		SSA		VCC		NSS		λCC		NSS		VCC		NC		NC		18S3		λλV		λCC		30
29	SD#44		SD#45		SD#33		×																								KEY		SA#0		SA#1		SAI#12	29
28		))A		))A		λCC		¥																						¥		SSA		SSA		SSA		28
27	SD#34		SD#38		SDIC#2		¥		_																						KEY		NC		)K		NC	27
26		NSS		NSS		SSA		NSS	_																					)))		λχ		λχ		λCC		26
25	SD#35		SD#47		¥		KEY		-																						NC		PLBYP#		)K		NC	25
24	6	) NC		NCC	9	))		))ACC	_								ž	5												VSS		SSA		SSA		SSA		3 24
23	8D#39		SD#37	<u> </u>	SD#46		KEY										)														NC		VCCA		CNNCT		PRCRDY	2 23
22	22	NSS	99	NSS	98	NSS		NSS	_								Š			_										VCC		))A		))A		λCC	生	1 22
21	ZD#23	.,	95#QS		\$D#36		N.		_								Č	Ξ,	0	ē											NC		CLKFR		K7C0		K7C0#	20 21
20		))A	65	NCC		))A		ACC	_								2			>										VSS		SSA		NSS	##	NSS	×	19 2
18 19	NC	SSA	65#QS	NSS	85#QS	NSS	¥	SSA	_								¥		Model 10	ide										VCC	NC	ACC .	NC	)ACC	RCLK#	NCC	RCLK	18
1 71	SD#62	<u>×</u>	09#0S	57	SD#48	Š.	KEY	ŠĀ.	_								3	} }	Ž	<b>Topside View</b>	_										KEY	)A	NC		CLKIN#		CLKIN	. 21
16 1	ĐŞ.	ACC	Š	ACC	Š	ACC		))A	-								AMD Athlan <sup>™</sup> XD Drocesor			ř	í									VSS	×	NSS		NSS	EK.	VSS	₽	91
. 51	SD#63	_	LS#QS	-	SDIC#3	_	KEY	_	-								9	)													KEY	_	NC	_	PLB YG#		PLBYC	15
14	SI	NSS	S	NSS		NSS		NSS	_								2													VCC		λCC		λCC	- L	λCC	a.	14
13	SD#53		¥		SD#49		¥		-																						COREFB#		ANLOG		PL MN2		PLMN1	13
12	S	JJA		λCC	S	λας		λCC	_																					VSS	ננ	SSA		NSS	_	NSS	-	12
יו	D#61		SD0C#3		05#05		Ж																								COREFB		NC		)K		NC	F
10		NSS	S	NSS		NSS		JK	_																					NC		ACC		ACC		))ACC		01
6	SD#2S		SD#54		SD#52		KEY																								KEY		NC		NC		NC	6
8		JJA		λCC		)		¥		¥		NCC		NSS		NCC		VSS		VCC		NSS		NCC		VSS		NC NC		NC		NC		NC		¥		8
7	SA0#3		SA0#2		SA0#6		KEY		VID[4]		VID[3]		KEY		KEY		THDA		THDC		NC		KEY		KEY		NC		NC		KEY		NC		NC		NC	7
9	_	NSS		NSS		NSS		Ж		NSS		λCC		NSS		λCC		VSS		λCC		VSS		λCC		VSS		λCC		NC		AMD		CPR#		SSA		9
2	SA0#5		SA0#8		SA0#4		SA0#13		NC		VID[2]		PICD#1		SCNSN		SCNCK2		TD0		WREF_S		NC		NC		NZ		ΔZ		NC		λCC		ΛCC		#IWS	2
4		JJA		λCC		NSS		λCC		NSS		NCC		NSS		λCC		VSS		NCC		NSS		NCC		NSS		λCC		VSS		λCC		SSA		NSS		4
3	SA0#12		SA0#9		SA0C#		SA0#14		SAO#1		[1]div		PICD#0		TMS		SCNINV		TRST#		FID[1]		FID[3]		DBREQ#		PLTST#		PWROK		RESET#		#LINI		FLUSH#		IWI	3
2		NSS		λζC		SSA		λCC		SSA		λζC		SSA		אננ		VSS		λCC		SSA		λCC		NSS		λ		VSS		JJΛ		SSA		λCC		2
ı			SA0#7		SA0#11		SA0#10		SA0#0		[0]aıx		PICCLK		TCK		SCNCK1		TDI		FID[0]		FID[2]		DBRDY		STPC#		A20M#		FERR		IGN NE#		INTR			1
	А	∞	J	٥	В	-	9	Ŧ	ſ	¥	_	¥	z	_	Ö	~	S	_	n	<b>^</b>	>	×	٨	Z	AA	AB	AC	AD	AE	ΑF	AG	н	ΑJ	AK	ΑL	AM	AN	

Figure 16. AMD Athlon™ XP Processor Model 10 Pin Diagram-Topside View

		2	1	4	1	9	1	∞	1	_		~	ı	-	1	2	1	- -	ı			2	ı	-	1	9	ı	~	1	0	ı	~	ı	-	ı	•	I	1
-	_	-	က	-		_	7	_	6	2	=	12	13	14	<b>12</b>	91	11	81	61	20	# 21	22	73	24	-	76	27	28		30	4 31	32	3	34	3	36	9 37	<u> </u>
A			W	-	#IWS		)K		K		Ж		PLMN1		PLBYC		CLKIN		RCLK		#02/X		PRCRDY		NC		¥		SAI#12		SAI#14		#ANIOS		SAI#13		SA#9	A
AM		))A	***	NSS		SSA		N		NCC		VSS	2	ACC	:##:	NSS	*	))A	**	VSS	_	λCC	_	NSS		ACC		NSS		))A	**	VSS		ACC	_	NSS	0	W
Ψ	INTR		FLUSH#		λCC	-	¥		¥		¥	1	PLMN2		PLBYC#		CLKIN#		RCLK#		K7C0		CNNCI		NC		¥		SA#1		#NOUS		SA#8		SA#4		SAI#10	AL
AK	***	NSS		NSS		CPR#		¥		JJA		NSS		λCC		NSS		NCC		NSS		λ		NSS	*	))A		SSA		NCC	***	NSS		λ	_	λCC		AK
₹	IGNNE#		# <u>L</u> N		JJA		¥		¥		×		ANLOG		×		×		¥		CLKFR		VCCA		PLBYP#		¥		SA#0		SFILLY#		SAIC#		SA#6		SAI#3	₹
AH		))A		λ		AMD		¥		))A		VSS	**	))A		NSS		λCC		VSS		λCC		VSS		λας		SSA		FSB1		NSS		VSS		NSS		¥
AG	FERR		RESET#		¥		KEY		KEY		COREFB		COREFB#		KEY		KEY		¥		¥		¥		)K		KEY		KEY		FSB0		SAI#2		SAI#11		SAI#7	AG
ΑF		SSA		NSS		×		¥		¥		VSS		))A		VSS		ΛCC		VSS		λCC		VSS		λCC		¥		NC		¥		λCC		))A		ΑF
ΑE	A20M#		PWROK		ďΖ		¥																								¥		SAI#5		0#)0QS		6#0S	AE
AD		λCC		λCC		λCC		¥																						NC		SSA		NSS		SSA		ΑD
AC	STPC#		PLTST#		NZ		¥																								¥		OL#OS		SD#14		LL#OS	AC
AB		SSA		NSS		NSS		SSA																						NCC		NCC		NCC		NCC		AB
Ą	DBRDY		D BREQ#		)i		KEY																								×		SD#8		O#QS		SD#13	¥
z		λCC		λCC		λCC		λCC									;	5												VSS		NSS		NSS		NSS		z
<b>&gt;</b>	FID[2]		F10[3]		N		KEY											ess													ž		Σ		SD#3		SD#12	>
×		SSA		NSS		SSA		SSA										ĕ			\$									λ		λCC		λCC		))(		×
*	[0]au		FID[1]		VREF_S		NC										Ġ	Ž	0		<b>&gt;</b>										NC		SDIC#0		SD#2		L#0S	*
>		Jλ		λCC		λCC		λCC									>	AMD Athlon " XP Processor	Model 10	Pottomcido Viou	ש									SSA		SSA		NSS		SSA		>
>	IDI		TRST#		100 100		JGHL										F		ğ	"	2										)		S#0S		SD#4		NC	ס
-		SSA		NSS		SSA		SSA									-	ਊ	Ž	Ş	5									λCC		λCC		λCC		λCC		L
s	SCNCKI		SCNIIN		SCNCK2		THDA											Ħ		3											)į		2#0S		SI#OS		9#QS	s
~		λCC		NCC		ACC		λCC									9	⊇		_										NSS		SSA		SSA		SSA		~
Ø	TCK		IMS		SCNSN		KEY										ì	Ĭ													¥		SD#24		SD#17		91#QS	Ø
•		NSS		VSS		NSS		SSA										_												λCC		λCC		λCC		λCC		•
z	PICCLK		PICD#0		PICD#1		KEY																								¥		SD#25		SD#27		SD#18	z
8		λCC	L	λCC		λCC		λCC																						NSS		NSS		NSS		NSS	-	٤
_	[0]aıx		[1]aiv	<u> </u>	VID[2]		VID[3]																								MC		SD#26		MC		SD#28	1
¥		NSS		VSS		NSS	_	¥	1																					NC		NCC		NCC	_	NCC	_	¥
_	SA0#0		SA0#1	<u> </u>	¥		VID[4]			1		I	1			1		1	1			1	1	I			1		ı		¥		SD#19		SDIC#1		SD#29	_
I	0	۸۵۲	4	))A	8	ž		¥		¥	<u> </u>	))A		NSS		))A		NSS		λCC		NSS		))A		SSA		NC		NC		¥		NSS		NSS		Ι
O	SA0#10		SA0#14	1	SA0#13		KEY		KEY		×		NC		KEY		KEY		NC		NC		KEY		KEY		¥		NC		NC		SD#20		SD#23		SD#21	b
ш	_	VSS		NSS	-	VSS		¥		VSS	_	λCC	_	VSS	~	ACC.	e-	NSS		λCC		NSS		λCC		NSS	e:	))A		NC		ACC		ACC.	_	λCC		ш
ш	SA0#11		SA0C#	1	SA0#4		SA0#6		SD#52		05#QS		SD#49		SDIC#3		SD#48		85#QS		9E#0S		SD#46		NC		SDIC#2		SD#33		SD#32		¥		SD#31		SD#22	ш
Δ		λCC		λCC	<u> </u>	NSS		λCC		NSS	3	λ		NSS		λCC		NSS		λCC		NSS		λ		SSA		))A		NSS		λCC		NSS		NSS		۵
U	SA0#7		SA0#9	+	SA0#8		SA0#2		SD#54		SD0C#3		NC NC	<u> </u>	SD#51		09#QS		65#QS	_	95#QS		SD#37	4	SD#47		SD#38		SD#45		SD#43		SD#42		SD#41		1#300S	U
Δ.	_	NSS	17	) NC	1	NSS	13	) NCC	22	VSS	15	) NC	23	VSS	53	NCC	52	NSS	_	))A	23	NSS		) NC		NSS	24	)ACC		NSS	_	NCC	.#2	NSS	40	) NC	30	<u>a</u>
4		2	SA0#12	4	SA0#5	9	SA0#3	8	\$0#22	0	L9#OS	2	SD#53	4	SD#63	9	SD#62	-	MC		20#2Z	2	SD#39	+	SD#35	9	SD#34	-	SD#44		NC	2	SD0C#2	4	SD#40	9	SD#30	∢
L	_	<u> </u>	က	Ĺ	2	Ĺ	7		6	9	=	12	13	14	15	91	1	82	61	70	21	22	23	24	22	76	27	28	29	30	31	32	33	34	35	36	37	<u> </u>

Figure 17. AMD Athlon™ XP Processor Model 10 Pin Diagram—Bottomside View

26237C-May 2003

**Table 23. Pin Name Abbreviations** 

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pin
	A20M#	AE1		KEY	AA7
	AMD	AH6		KEY	AG7
ANLOG	ANALOG	AJ13		KEY	AG9
CLKFR	CLKFWDRST	AJ21		KEY	AG15
	CLKIN	AN17		KEY	AG17
	CLKIN#	AL17		KEY	AG27
CNNCT	CONNECT	AL23		KEY	AG29
	COREFB	AG11		NC	A19
	COREFB#	AG13		NC	A31
CPR#	CPU_PRESENCE#	AK6		NC	C13
	DBRDY	AA1		NC	E25
	DBREQ#	AA3		NC	E33
	FERR	AG1		NC	F8
	FID[0]	W1		NC	F30
	FID[1]	W3		NC	G11
	FID[2]	Y1		NC	G13
	FID[3]	Y3		NC	G19
	FLUSH#	AL3		NC	G21
FSB0	FSB_Sense[0]	AG31		NC	G27
FSB1	FSB_Sense[1]	AH30		NC	G29
	IGNNE#	AJ1		NC	G31
	INIT#	AJ3		NC	H6
	INTR	AL1		NC	H8
K7CO	K7CLKOUT	AL21		NC	H10
K7CO#	K7CLKOUT#	AN21		NC	H28
	KEY	G7		NC	H30
	KEY	G9		NC	H32
	KEY	G15		NC	J5
	KEY	G17		NC	J31
	KEY	G23		NC	K8
	KEY	G25		NC	K30
	KEY	N7		NC	L31
	KEY	Q7		NC	L35
	KEY	Y7		NC	N31

Table 23. Pin Name Abbreviations (continued)

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pin
	NC	Q31		NC	AJ19
	NC	S31		NC	AJ27
	NC	U31		NC	AK8
	NC	U37		NC	AL7
	NC	W7		NC	AL9
	NC	W31		NC	AL11
	NC	Y5		NC	AL25
	NC	Y31		NC	AL27
	NC	Y33		NC	AM8
	NC	AA5		NC	AN7
	NC	AA31		NC	AN9
	NC	AC7		NC	AN11
	NC	AC31		NC	AN25
	NC	AD8		NC	AN27
	NC	AD30		NMI	AN3
	NC	AE7		PICCLK	N1
	NC	AE31	PICD#0	PICD[0]#	N3
	NC	AF6	PICD#1	PICD[1]#	N5
	NC	AF8	PLBYP#	PLLBYPASS#	AJ25
	NC	AF10	PLBYC	PLLBYPASSCLK	AN15
	NC	AF28	PLBYC#	PLLBYPASSCLK#	AL15
	NC	AF30	PLMN1	PLLMON1	AN13
	NC	AF32	PLMN2	PLLMON2	AL13
	NC	AG5	PLTST#	PLLTEST#	AC3
	NC	AG19	PRCRDY	PROCREADY	AN23
	NC	AG21		PWROK	AE3
	NC	AG23		RESET#	AG3
	NC	AG25	RCLK	RSTCLK	AN19
	NC	AH8	RCLK#	RSTCLK#	AL19
	NC	AJ7	SAI#0	SADDIN[0]#	AJ29
	NC	AJ9	SAI#1	SADDIN[1]#	AL29
	NC	AJ11	SAI#2	SADDIN[2]#	AG33
	NC	AJ15	SAI#3	SADDIN[3]#	AJ37
	NC	AJ17	SAI#4	SADDIN[4]#	AL35

26237C-May 2003

Table 23. Pin Name Abbreviations (continued)

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pin
SAI#5	SADDIN[5]#	AE33	SD#3	SDATA[3]#	Y35
SAI#6	SADDIN[6]#	AJ35	SD#4	SDATA[4]#	U35
SAI#7	SADDIN[7]#	AG37	SD#5	SDATA[5]#	U33
SAI#8	SADDIN[8]#	AL33	SD#6	SDATA[6]#	S37
SAI#9	SADDIN[9]#	AN37	SD#7	SDATA[7]#	S33
SAI#10	SADDIN[10]#	AL37	SD#8	SDATA[8]#	AA33
SAI#11	SADDIN[11]#	AG35	SD#9	SDATA[9]#	AE37
SAI#12	SADDIN[12]#	AN29	SD#10	SDATA[10]#	AC33
SAI#13	SADDIN[13]#	AN35	SD#11	SDATA[11]#	AC37
SAI#14	SADDIN[14]#	AN31	SD#12	SDATA[12]#	Y37
SAIC#	SADDINCLK#	AJ33	SD#13	SDATA[13]#	AA37
SAO#0	SADDOUT[0]#	J1	SD#14	SDATA[14]#	AC35
SAO#1	SADDOUT[1]#	J3	SD#15	SDATA[15]#	S35
SAO#2	SADDOUT[2]#	<b>C</b> 7	SD#16	SDATA[16]#	Q37
SAO#3	SADDOUT[3]#	A7	SD#17	SDATA[17]#	Q35
SAO#4	SADDOUT[4]#	E5	SD#18	SDATA[18]#	N37
SAO#5	SADDOUT[5]#	A5	SD#19	SDATA[19]#	J33
SAO#6	SADDOUT[6]#	E7	SD#20	SDATA[20]#	G33
SAO#7	SADDOUT[7]#	C1	SD#21	SDATA[21]#	G37
SAO#8	SADDOUT[8]#	C5	SD#22	SDATA[22]#	E37
SAO#9	SADDOUT[9]#	C3	SD#23	SDATA[23]#	G35
SAO#10	SADDOUT[10]#	G1	SD#24	SDATA[24]#	Q33
SAO#11	SADDOUT[11]#	E1	SD#25	SDATA[25]#	N33
SAO#12	SADDOUT[12]#	A3	SD#26	SDATA[26]#	L33
SAO#13	SADDOUT[13]#	G5	SD#27	SDATA[27]#	N35
SAO#14	SADDOUT[14]#	G3	SD#28	SDATA[28]#	L37
SAOC#	SADDOUTCLK#	E3	SD#29	SDATA[29]#	J37
SCNCK1	SCANCLK1	<b>S</b> 1	SD#30	SDATA[30]#	A37
SCNCK2	SCANCLK2	S5	SD#31	SDATA[31]#	E35
SCNINV	SCANINTEVAL	S3	SD#32	SDATA[32]#	E31
SCNSN	SCANSHIFTEN	Q5	SD#33	SDATA[33]#	E29
SD#0	SDATA[0]#	AA35	SD#34	SDATA[34]#	A27
SD#1	SDATA[1]#	W37	SD#35	SDATA[35]#	A25
SD#2	SDATA[2]#	W35	SD#36	SDATA[36]#	E21

**Table 23. Pin Name Abbreviations (continued)** 

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pin
SD#37	SDATA[37]#	C23	SDOC#2	SDATAOUTCLK[2]#	A33
SD#38	SDATA[38]#	C27	SDOC#3	SDATAOUTCLK[3]#	C11
SD#39	SDATA[39]#	A23	SDOV#	SDATAOUTVALID#	AL31
SD#40	SDATA[40]#	A35	SFILLV#	SFILLVALID#	AJ31
SD#41	SDATA[41]#	C35		SMI#	AN5
SD#42	SDATA[42]#	C33	STPC#	STPCLK#	AC1
SD#43	SDATA[43]#	C31		TCK	Q1
SD#44	SDATA[44]#	A29		TDI	U1
SD#45	SDATA[45]#	C29		TDO	U5
SD#46	SDATA[46]#	E23	THDA	THERMDA	<b>S</b> 7
SD#47	SDATA[47]#	C25	THDC	THERMDC	U7
SD#48	SDATA[48]#	E17		TMS	Q3
SD#49	SDATA[49]#	E13		TRST#	U3
SD#50	SDATA[50]#	E11	VCC	V <sub>CC_CORE</sub>	B4
SD#51	SDATA[51]#	C15	VCC	V <sub>CC_CORE</sub>	B8
SD#52	SDATA[52]#	E9	VCC	V <sub>CC_CORE</sub>	B12
SD#53	SDATA[53]#	A13	VCC	V <sub>CC_CORE</sub>	B16
SD#54	SDATA[54]#	C9	VCC	V <sub>CC_CORE</sub>	B20
SD#55	SDATA[55]#	A9	VCC	V <sub>CC_CORE</sub>	B24
SD#56	SDATA[56]#	C21	VCC	V <sub>CC_CORE</sub>	B28
SD#57	SDATA[57]#	A21	VCC	V <sub>CC_CORE</sub>	B32
SD#58	SDATA[58]#	E19	VCC	V <sub>CC_CORE</sub>	B36
SD#59	SDATA[59]#	C19	VCC	V <sub>CC_CORE</sub>	D2
SD#60	SDATA[60]#	C17	VCC	V <sub>CC_CORE</sub>	D4
SD#61	SDATA[61]#	A11	VCC	V <sub>CC_CORE</sub>	D8
SD#62	SDATA[62]#	A17	VCC	V <sub>CC_CORE</sub>	D12
SD#63	SDATA[63]#	A15	VCC	V <sub>CC_CORE</sub>	D16
SDIC#0	SDATAINCLK[0]#	W33	VCC	V <sub>CC_CORE</sub>	D20
SDIC#1	SDATAINCLK[1]#	J35	VCC	V <sub>CC_CORE</sub>	D24
SDIC#2	SDATAINCLK[2]#	E27	VCC	V <sub>CC_CORE</sub>	D28
SDIC#3	SDATAINCLK[3]#	E15	VCC	V <sub>CC_CORE</sub>	D32
SDINV#	SDATAINVALID#	AN33	VCC	V <sub>CC_CORE</sub>	F12
SDOC#0	SDATAOUTCLK[0]#	AE35	VCC	V <sub>CC_CORE</sub>	F16
SDOC#1	SDATAOUTCLK[1]#	C37	VCC	V <sub>CC_CORE</sub>	F20

**Table 23. Pin Name Abbreviations (continued)** 

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pin
VCC	V <sub>CC_CORE</sub>	F24	VCC	V <sub>CC_CORE</sub>	X30
VCC	V <sub>CC_CORE</sub>	F28	VCC	V <sub>CC_CORE</sub>	X32
VCC	V <sub>CC_CORE</sub>	F32	VCC	V <sub>CC_CORE</sub>	X34
VCC	V <sub>CC_CORE</sub>	F34	VCC	V <sub>CC_CORE</sub>	X36
VCC	V <sub>CC_CORE</sub>	F36	VCC	V <sub>CC_CORE</sub>	<b>Z</b> 2
VCC	V <sub>CC_CORE</sub>	H2	VCC	V <sub>CC_CORE</sub>	<b>Z</b> 4
VCC	V <sub>CC_CORE</sub>	H4	VCC	V <sub>CC_CORE</sub>	Z6
VCC	V <sub>CC_CORE</sub>	H12	VCC	V <sub>CC_CORE</sub>	Z8
VCC	V <sub>CC_CORE</sub>	H16	VCC	V <sub>CC_CORE</sub>	AB30
VCC	V <sub>CC_CORE</sub>	H20	VCC	V <sub>CC_CORE</sub>	AB32
VCC	V <sub>CC_CORE</sub>	H24	VCC	V <sub>CC_CORE</sub>	AB34
VCC	V <sub>CC_CORE</sub>	K32	VCC	V <sub>CC_CORE</sub>	AB36
VCC	V <sub>CC_CORE</sub>	K34	VCC	V <sub>CC_CORE</sub>	AD2
VCC	V <sub>CC_CORE</sub>	K36	VCC	V <sub>CC_CORE</sub>	AD4
VCC	V <sub>CC_CORE</sub>	M2	VCC	V <sub>CC_CORE</sub>	AD6
VCC	V <sub>CC_CORE</sub>	M4	VCC	V <sub>CC_CORE</sub>	AF14
VCC	V <sub>CC_CORE</sub>	M6	VCC	V <sub>CC_CORE</sub>	AF18
VCC	V <sub>CC_CORE</sub>	M8	VCC	V <sub>CC_CORE</sub>	AF22
VCC	V <sub>CC_CORE</sub>	P30	VCC	V <sub>CC_CORE</sub>	AF26
VCC	V <sub>CC_CORE</sub>	P32	VCC	V <sub>CC_CORE</sub>	AF34
VCC	V <sub>CC_CORE</sub>	P34	VCC	V <sub>CC_CORE</sub>	AF36
VCC	V <sub>CC_CORE</sub>	P36	VCC	V <sub>CC_CORE</sub>	AH2
VCC	V <sub>CC_CORE</sub>	R2	VCC	V <sub>CC_CORE</sub>	AH4
VCC	V <sub>CC_CORE</sub>	R4	VCC	V <sub>CC_CORE</sub>	AH10
VCC	V <sub>CC_CORE</sub>	R6	VCC	V <sub>CC_CORE</sub>	AH14
VCC	V <sub>CC_CORE</sub>	R8	VCC	V <sub>CC_CORE</sub>	AH18
VCC	V <sub>CC_CORE</sub>	T30	VCC	V <sub>CC_CORE</sub>	AH22
VCC	V <sub>CC_CORE</sub>	T32	VCC	V <sub>CC_CORE</sub>	AH26
VCC	V <sub>CC_CORE</sub>	T34	VCC	V <sub>CC_CORE</sub>	AK10
VCC	V <sub>CC_CORE</sub>	T36	VCC	V <sub>CC_CORE</sub>	AK14
VCC	V <sub>CC_CORE</sub>	V2	VCC	V <sub>CC_CORE</sub>	AK18
VCC	V <sub>CC_CORE</sub>	V4	VCC	V <sub>CC_CORE</sub>	AK22
VCC	V <sub>CC_CORE</sub>	V6	VCC	V <sub>CC_CORE</sub>	AK26
VCC	V <sub>CC_CORE</sub>	V8	VCC	V <sub>CC_CORE</sub>	AK30

**Table 23. Pin Name Abbreviations (continued)** 

<b>Abbreviation</b>	Full Name	Pin	Abbreviation	Full Name	Pin
VCC	V <sub>CC_CORE</sub>	AK34		VSS	D22
VCC	V <sub>CC_CORE</sub>	AK36		VSS	D26
VCC	V <sub>CC_CORE</sub>	AJ5		VSS	D30
VCC	V <sub>CC_CORE</sub>	AL5		VSS	D34
VCC	V <sub>CC_CORE</sub>	AM2		VSS	D36
VCC	V <sub>CC_CORE</sub>	AM10		VSS	F2
<b>VCC</b>	V <sub>CC_CORE</sub>	AM14		VSS	F4
VCC	V <sub>CC_CORE</sub>	AM18		VSS	F6
<b>VCC</b>	V <sub>CC_CORE</sub>	AM22		VSS	F10
<b>VCC</b>	V <sub>CC_CORE</sub>	AM26		VSS	F14
VCC	V <sub>CC_CORE</sub>	AM22		VSS	F18
VCC	V <sub>CC_CORE</sub>	AM26		VSS	F22
VCC	V <sub>CC_CORE</sub>	AM30		VSS	F26
VCC	V <sub>CC_CORE</sub>	AM34		VSS	H14
	VCCA	AJ23		VSS	H18
	VID[0]	L1		VSS	H22
	VID[1]	L3		VSS	H26
	VID[2]	L5		VSS	H34
	VID[3]	L7		VSS	H36
	VID[4]	J7		VSS	K2
VREF_S	VREF_SYS	W5		VSS	K4
	VSS	B2		VSS	K6
	VSS	B6		VSS	M30
	VSS	B10		VSS	M32
	VSS	B14		VSS	M34
	VSS	B18		VSS	M36
	VSS	B22		VSS	P2
	VSS	B26		VSS	P4
	VSS	B30		VSS	P6
	VSS	B34		VSS	P8
	VSS	D6		VSS	R30
	VSS	D10		VSS	R32
	VSS	D14		VSS	R34
	VSS	D18		VSS	R36

VSS

VSS

VSS

VSS

VSS

VSS

VSS

Abbreviation	Full Name	Pin	Abbreviation	Full Name	Pin
	VSS	T2		VSS	AH36
	VSS	T4		VSS	AK2
	VSS	T6		VSS	AK4
	VSS	T8		VSS	AK12
	VSS	V30		VSS	AK16
	VSS	V32		VSS	AK20
	VSS	V34		VSS	AK24
	VSS	V36		VSS	AK28
	VSS	X2		VSS	AK32
	VSS	X4		VSS	AM4
	VSS	Х6		VSS	AM6
	VSS	Х8		VSS	AM12
	VSS	Z30		VSS	AM16
	VSS	<b>Z32</b>		VSS	AM20
	VSS	Z34		VSS	AM24
	VSS	Z36		VSS	AM28
	VSS	AB2		VSS	AM32
	VSS	AB8		VSS	AM36
	VSS	AB4		ZN	AC5
	VSS	AB6		ZP	AE5
	VSS	AD32		,	•
	VSS	AD34			
	VSS	AD36			
	VSS	AF2			
	VSS	AF4			
	VSS	AF12			
	VSS	AF16			

AH12

AH16

AH20

AH24

AH28

AH32

AH34

#### 11.2 Pin List

Table 24 on page 64 cross-references Socket A pin location to signal name.

The "L" (Level) column shows the electrical specification for this pin. "P" indicates a push-pull mode driven by a single source. "O" indicates open-drain mode that allows devices to share the pin.

**Note:** The AMD Athlon processor supports push-pull drivers. For more information, see "Push-Pull (PP) Drivers" on page 6.

The "P" (Port) column indicates if this signal is an input (I), output (O), or bidirectional (B) signal. The "R" (Reference) column indicates if this signal should be referenced to VSS (G) or VCC\_CORE (P) planes for the purpose of signal routing with respect to the current return paths.

**Table 24. Cross-Reference by Pin Location** 

Pin	Name	Description	L	Р	R	Pin	Name	Description	L	Р	R
A1	No Pin	page 76	-	-	-	B24	V <sub>CC_CORE</sub>		-	-	-
A3	SADDOUT[12]#		Р	0	G	B26	VSS		-	-	-
A5	SADDOUT[5]#		Р	0	G	B28	V <sub>CC_CORE</sub>		-	-	-
A7	SADDOUT[3]#		Р	0	G	B30	VSS		-	-	-
A9	SDATA[55]#		Р	В	Р	B32	V <sub>CC_CORE</sub>		-	-	-
A11	SDATA[61]#		Р	В	Р	B34	VSS		-	-	-
A13	SDATA[53]#		Р	В	G	B36	V <sub>CC_CORE</sub>		-	-	-
A15	SDATA[63]#		Р	В	G	<b>C</b> 1	SADDOUT[7]#		Р	0	G
A17	SDATA[62]#		Р	В	G	<b>C</b> 3	SADDOUT[9]#		Р	0	G
A19	NC Pin	page 76	-	-	-	<b>C</b> 5	SADDOUT[8]#		Р	0	G
A21	SDATA[57]#		Р	В	G	<b>C</b> 7	SADDOUT[2]#		Р	0	G
A23	SDATA[39]#		Р	В	G	<b>C</b> 9	SDATA[54]#		Р	В	Р
A25	SDATA[35]#		Р	В	Р	C11	SDATAOUTCLK[3]#		Р	0	G
A27	SDATA[34]#		Р	В	Р	C13	NC Pin	page 76	-	-	-
A29	SDATA[44]#		Р	В	G	C15	SDATA[51]#		Р	В	Р
A31	NC Pin	page 76	ı	-	-	C17	SDATA[60]#		Р	В	G
A33	SDATAOUTCLK[2]#		Р	0	P	C19	SDATA[59]#		Р	В	G
A35	SDATA[40]#		Р	В	G	C21	SDATA[56]#		Р	В	G
A37	SDATA[30]#		Р	В	P	C23	SDATA[37]#		Р	В	P
B2	VSS		ı	-	-	C25	SDATA[47]#		Р	В	G
B4	V <sub>CC_CORE</sub>		ı	-	-	C27	SDATA[38]#		Р	В	G
B6	VSS		ı	-	-	C29	SDATA[45]#		Р	В	G
B8	V <sub>CC_CORE</sub>		ı	-	-	C31	SDATA[43]#		Р	В	G
B10	VSS		-	-	-	C33	SDATA[42]#		Р	В	G
B12	V <sub>CC_CORE</sub>		-	-	-	C35	SDATA[41]#		Р	В	G
B14	VSS		•	-	-	C37	SDATAOUTCLK[1]#		Р	0	G
B16	V <sub>CC_CORE</sub>		1		-	D2	V <sub>CC_CORE</sub>		-	-	-
B18	VSS		-	-	-	D4	V <sub>CC_CORE</sub>		-	-	-
B20	V <sub>CC_CORE</sub>		-	-	-	D6	VSS		-	-	-
B22	VSS		-	-	-	D8	V <sub>CC_CORE</sub>		-	-	-

**Table 24. Cross-Reference by Pin Location (continued)** 

Pin	Name	Description	L	Р	R	Pin	Name	Description	L	P	R
D10	VSS		-	-	-	E33	NC Pin	page 76	1	1	-
D12	V <sub>CC_CORE</sub>		-	-	-	E35	SDATA[31]#		Р	В	Р
D14	VSS		-	-	-	E37	SDATA[22]#		Р	В	G
D16	V <sub>CC_CORE</sub>		•	-	-	F2	VSS		-	-	-
D18	VSS		-	-	-	F4	VSS		-	-	-
D20	V <sub>CC_CORE</sub>		-	-	-	F6	VSS		-	-	-
D22	VSS		-	-	-	F8	NC Pin	page 76	-	-	-
D24	V <sub>CC_CORE</sub>		-	-	-	F10	VSS		-	-	-
D26	VSS		-	-	-	F12	V <sub>CC_CORE</sub>		-	-	-
D28	V <sub>CC_CORE</sub>		•	-	-	F14	VSS		-	-	-
D30	VSS		-	-	-	F16	V <sub>CC_CORE</sub>		-	-	-
D32	V <sub>CC_CORE</sub>		•	-	-	F18	VSS		1	1	-
D34	VSS		-	-	-	F20	V <sub>CC_CORE</sub>		•	•	-
D36	VSS		-	-	-	F22	VSS		-	-	-
E1	SADDOUT[11]#		Р	0	Р	F24	V <sub>CC_CORE</sub>		-	-	-
E3	SADDOUTCLK#		Р	0	G	F26	VSS		-	-	-
<b>E</b> 5	SADDOUT[4]#		Р	0	Р	F28	V <sub>CC_CORE</sub>		-	-	-
<b>E</b> 7	SADDOUT[6]#		Р	0	G	F30	NC Pin	page 76	-	-	-
E9	SDATA[52]#		Р	В	Р	F32	V <sub>CC_CORE</sub>		-	-	-
E11	SDATA[50]#		Р	В	Р	F34	V <sub>CC_CORE</sub>		-	-	-
E13	SDATA[49]#		Р	В	G	F36	V <sub>CC_CORE</sub>		-	-	-
E15	SDATAINCLK[3]#		Р	ı	G	G1	SADDOUT[10]#		Р	0	Р
E17	SDATA[48]#		Р	В	Р	G3	SADDOUT[14]#		Р	0	G
E19	SDATA[58]#		Р	В	G	G5	SADDOUT[13]#		Р	0	G
E21	SDATA[36]#		Р	В	Р	G7	Key Pin	page 76	-	-	-
E23	SDATA[46]#		Р	В	Р	G9	Key Pin	page 76	-	-	-
E25	NC Pin	page 76	-	-	-	G11	NC Pin	page 76	-	-	-
E27	SDATAINCLK[2]#		Р	ı	G	G13	NC Pin	page 76	-	-	-
E29	SDATA[33]#		Р	В	Р	G15	Key Pin	page 76	-	-	-
E31	SDATA[32]#		Р	В	Р	G17	Key Pin	page 76	-	-	-

**Table 24. Cross-Reference by Pin Location (continued)** 

Pin	Name	Description	L	P	R	Pin	Name	Description	L	Р	R
G19	NC Pin	page 76	-	-	-	J5	NC Pin	page 76	-	-	-
G21	NC Pin	page 76	-	-	-	J7	VID[4]	page 77	0	0	-
G23	Key Pin	page 76	-	-	-	J31	NC Pin	page 76	-	-	-
G25	Key Pin	page 76	-	-	-	J33	SDATA[19]#		Р	В	G
G27	NC Pin	page 76	-	-	-	J35	SDATAINCLK[1]#		Р	I	Р
G29	NC Pin	page 76	-	-	-	J37	SDATA[29]#		Р	В	Р
G31	NC Pin	page 76	-	-	-	K2	VSS		-	-	-
G33	SDATA[20]#		Р	В	G	K4	VSS		-	-	-
G35	SDATA[23]#		Р	В	G	K6	VSS		-	-	-
G37	SDATA[21]#		Р	В	G	K8	NC Pin	page 76	-	-	-
H2	V <sub>CC_CORE</sub>		-	-	-	K30	NC Pin	page 76	-	-	-
H4	V <sub>CC_CORE</sub>		-	-	-	K32	V <sub>CC_CORE</sub>		•	-	-
H6	NC Pin	page 76	-	-	-	K34	V <sub>CC_CORE</sub>		•	-	-
H8	NC Pin	page 76	-	-	-	K36	V <sub>CC_CORE</sub>		-	-	-
H10	NC Pin	page 76	-	-	-	L1	VID[0]	page 77	0	0	-
H12	V <sub>CC_CORE</sub>		-	-	-	L3	VID[1]	page 77	0	0	-
H14	VSS		-	-	-	L5	VID[2]	page 77	0	0	-
H16	V <sub>CC_CORE</sub>		-	-	-	L7	VID[3]	page 77	0	0	-
H18	VSS		-	-	-	L31	NC Pin	page 76	-	-	-
H20	V <sub>CC_CORE</sub>		-	-	-	L33	SDATA[26]#		Р	В	Р
H22	VSS		-	-	-	L35	NC Pin	page 76	-	-	-
H24	V <sub>CC_CORE</sub>		-	-	-	L37	SDATA[28]#		Р	В	Р
H26	VSS		-	-	-	M2	V <sub>CC_CORE</sub>		-	-	-
H28	NC Pin	page 76	-	-	-	M4	V <sub>CC_CORE</sub>		•	-	-
H30	NC Pin	page 76	-	-	-	M6	V <sub>CC_CORE</sub>		1	-	-
H32	NC Pin	page 76	-	-	-	M8	V <sub>CC_CORE</sub>		1	-	-
H34	VSS		-	-	-	M30	VSS		-	-	-
H36	VSS		-	-	-	M32	VSS		-	-	-
J1	SADDOUT[0]#	page 77	Р	0	-	M34	VSS		-	-	-
J3	SADDOUT[1]#	page 77	Р	0	-	M36	VSS		-	-	-

Table 24. Cross-Reference by Pin Location (continued)

Pin	Name	Description	L	Р	R	Pin	Name	Description	L	Р	R
N1	PICCLK	page 72	0	ı	-	R34	VSS		-	-	-
N3	PICD#[0]	page 72	0	В	-	R36	VSS		-	-	-
N5	PICD#[1]	page 72	0	В	-	<b>S</b> 1	SCANCLK1	page 77	Р	ı	-
N7	Key Pin	page 76	-	-	-	S3	SCANINTEVAL	page 77	Р	I	-
N31	NC Pin	page 76	-	-	-	S5	SCANCLK2	page 77	Р	I	-
N33	SDATA[25]#		Р	В	Р	<b>S</b> 7	THERMDA	page 77	-	-	-
N35	SDATA[27]#		Р	В	Р	S31	NC Pin	page 76	-	-	-
N37	SDATA[18]#		Р	В	G	S33	SDATA[7]#		Р	В	G
P2	VSS		-	-	-	S35	SDATA[15]#		Р	В	Р
P4	VSS		-	-	-	S37	SDATA[6]#		Р	В	G
P6	VSS		-	-	-	T2	VSS		-	-	-
P8	VSS		-	-	-	T4	VSS		-	-	-
P30	V <sub>CC_CORE</sub>		-	-	-	T6	VSS		-	-	-
P32	V <sub>CC_CORE</sub>		-	-	-	T8	VSS		-	-	-
P34	V <sub>CC_CORE</sub>		-	-	-	T30	V <sub>CC_CORE</sub>		-	-	-
P36	V <sub>CC_CORE</sub>		-	-	-	T32	V <sub>CC_CORE</sub>		-	-	-
Q1	TCK	page 76	Р	ı	-	T34	V <sub>CC_CORE</sub>		-	-	-
Q3	TMS	page 76	Р	ı	-	T36	V <sub>CC_CORE</sub>		-	-	-
Q5	SCANSHIFTEN	page 77	Р	I	-	U1	TDI	page 76	Р	I	-
Q7	Key Pin	page 76	-	-	-	U3	TRST#	page 76	Р	I	-
Q31	NC Pin	page 76	-	-	-	U5	TDO	page 76	Р	0	-
Q33	SDATA[24]#		Р	В	Р	U7	THERMDC	page 77	-	-	-
Q35	SDATA[17]#		Р	В	G	U31	NC Pin	page 76	-	-	-
Q37	SDATA[16]#		Р	В	G	U33	SDATA[5]#		Р	В	G
R2	V <sub>CC_CORE</sub>		1	-	-	U35	SDATA[4]#		Р	В	G
R4	V <sub>CC_CORE</sub>		1	-	-	U37	NC Pin	page 76	-	-	-
R6	V <sub>CC_CORE</sub>		-	-	-	V2	V <sub>CC_CORE</sub>		-	-	-
R8	V <sub>CC_CORE</sub>		-	-	-	V4	V <sub>CC_CORE</sub>		-	-	-
R30	VSS		-	-	-	V6	V <sub>CC_CORE</sub>		-	-	-
R32	VSS		-	-	-	V8	V <sub>CC_CORE</sub>		-	-	-

**Table 24. Cross-Reference by Pin Location (continued)** 

Pin	Name	Description	L	Р	R	Pin	Name	Description	L	Р	R
V30	VSS		-	-	-	<b>Z</b> 6	V <sub>CC_CORE</sub>		-	-	-
V32	VSS		-	-	-	Z8	V <sub>CC_CORE</sub>		-	-	-
V34	VSS		-	-	-	Z30	VSS		-	-	-
V36	VSS		-	-	-	<b>Z</b> 32	VSS		-	-	-
W1	FID[0]	page 74	0	0	-	Z34	VSS		-	-	-
W3	FID[1]	page 74	0	0	-	Z36	VSS		-	-	-
W5	VREFSYS	page 78	Р	-	-	AA1	DBRDY	page 73	Р	0	-
W7	NC Pin	page 76	-	-	-	AA3	DBREQ#	page 73	Р	I	-
W31	NC Pin	page 76	-	-	-	AA5	NC		-	-	-
W33	SDATAINCLK[0]#		Р	I	G	AA7	Key Pin	page 76	-	-	-
W35	SDATA[2]#		Р	В	G	AA31	NC Pin	page 76	-	-	-
W37	SDATA[1]#		Р	В	Р	AA33	SDATA[8]#		Р	В	Р
X2	VSS		-	-	-	AA35	SDATA[0]#		Р	В	G
X4	VSS		-	-		AA37	SDATA[13]#		Р	В	G
Х6	VSS		-	-		AB2	VSS		-	-	-
Х8	VSS		-	-	-	AB4	VSS		-	-	-
X30	V <sub>CC_CORE</sub>		-	-	-	AB6	VSS		-	-	-
X32	V <sub>CC_CORE</sub>		-	-	-	AB8	VSS		-	-	-
X34	V <sub>CC_CORE</sub>		ı	-	-	AB30	V <sub>CC_CORE</sub>		-	-	-
X36	V <sub>CC_CORE</sub>		-	-	-	AB32	V <sub>CC_CORE</sub>		-	-	-
Y1	FID[2]	page 74	0	0		AB34	V <sub>CC_CORE</sub>		-	-	-
Y3	FID[3]	page 74	0	0	-	AB36	V <sub>CC_CORE</sub>		-	-	
Y5	NC Pin	page 76	-	-	-	AC1	STPCLK#	page 77	Р	I	-
Y7	Key Pin	page 76	-	-	-	AC3	PLLTEST#	page 76	Р	I	-
Y31	NC Pin	page 76	-	-	-	AC5	ZN	page 78	Р	-	-
Y33	NC Pin	page 76	1	-	-	AC7	NC		-	-	-
Y35	SDATA[3]#		Р	В	G	AC31	NC Pin	page 76	-	-	-
Y37	SDATA[12]#		Р	В	Р	AC33	SDATA[10]#		Р	В	Р
Z2	V <sub>CC_CORE</sub>		-	-	-	AC35	SDATA[14]#		Р	В	G
Z4	V <sub>CC_CORE</sub>		-	-	-	AC37	SDATA[11]#		Р	В	G

Table 24. Cross-Reference by Pin Location (continued)

Pin	Name	Description	L	P	R	Pin	Name	Description	L	Р	R
AD2	V <sub>CC_CORE</sub>		1	-	-	AF30	NC Pin	page 76	-	-	-
AD4	V <sub>CC_CORE</sub>		•	-	-	AF32	NC Pin	page 76	-	-	-
AD6	V <sub>CC_CORE</sub>		-	-	-	AF34	V <sub>CC_CORE</sub>		-	-	-
AD8	NC Pin	page 76	-	-	-	AF36	V <sub>CC_CORE</sub>		-	-	-
AD30	NC Pin	page 76	-	-	-	AG1	FERR	page 73	Р	0	-
AD32	VSS		-	-	-	AG3	RESET#		-	I	-
AD34	VSS		-	-	-	AG5	NC Pin	page 76	-	-	-
AD36	VSS		-	-	-	AG7	Key Pin	page 76	-	-	-
AE1	A20M#		Р	I	-	AG9	Key Pin	page 76	-	-	-
AE3	PWROK		Р	ı	-	AG11	COREFB	page 73	-	-	-
AE5	ZP	page 78	Р	-	-	AG13	COREFB#	page 73	-	-	-
AE7	NC		-	-	-	AG15	Key Pin	page 76	-	-	-
AE31	NC Pin	page 76	-	-	-	AG17	Key Pin	page 76	-	-	-
AE33	SADDIN[5]#		Р	ı	G	AG19	NC Pin	page 76	-	-	-
AE35	SDATAOUTCLK[0]#		Р	0	Р	AG21	NC Pin	page 76	-	-	-
AE37	SDATA[9]#		Р	В	G	AG23	NC Pin	page 76	-	-	-
AF2	VSS		-	-	•	AG25	NC Pin	page 76	-	-	-
AF4	VSS		-	-	•	AG27	Key Pin	page 76	-	-	-
AF6	NC Pin	page 76	1	-	-	AG29	Key Pin	page 76	1	1	-
AF8	NC Pin	page 76	ı	-	1	AG31	FSB_Sense[0]	page 75	ı	0	G
AF10	NC Pin	page 76	-	-	•	AG33	SADDIN[2]#		Р	I	G
AF12	VSS		-	-	-	AG35	SADDIN[11]#		Р	I	G
AF14	V <sub>CC_CORE</sub>		-	-	-	AG37	SADDIN[7]#		Р	I	Р
AF16	VSS		-	-	-	AH2	V <sub>CC_CORE</sub>		-	-	-
AF18	V <sub>CC_CORE</sub>		-	-	-	AH4	V <sub>CC_CORE</sub>		-	-	-
AF20	VSS		-	-	-	AH6	AMD Pin	page 72	-	-	-
AF22	V <sub>CC_CORE</sub>		-	-	-	AH8	NC Pin	page 76	-	-	-
AF24	VSS		-	-	-	AH10	V <sub>CC_CORE</sub>		-	-	-
AF26	V <sub>CC_CORE</sub>		-	-	-	AH12	VSS		-	-	-
AF28	NC Pin	page 76	-	-	-	AH14	V <sub>CC_CORE</sub>		-	-	-

**Table 24. Cross-Reference by Pin Location (continued)** 

Pin	Name	Description	L	P	R	Pin	Name	Description	L	Р	R
AH16	VSS		-	-	-	AK2	VSS		-	-	-
AH18	V <sub>CC_CORE</sub>		-	-	-	AK4	VSS		-	-	-
AH20	VSS		-	-	-	AK6	CPU_PRESENCE#	page 73	-	-	-
AH22	V <sub>CC_CORE</sub>		-	-	-	AK8	NC Pin	page 76	-	-	-
AH24	VSS		-	-	-	AK10	V <sub>CC_CORE</sub>		-	-	-
AH26	V <sub>CC_CORE</sub>		-	-	-	AK12	VSS		-	-	-
AH28	VSS		-	-	-	AK14	V <sub>CC_CORE</sub>		-	-	-
AH30	FSB_Sense[1]	page 75	-	0	G	AK16	VSS		-	-	-
AH32	VSS		-	-	-	AK18	V <sub>CC_CORE</sub>		-	-	-
AH34	VSS		-	-	-	AK20	VSS		-	-	-
AH36	VSS		-	-	-	AK22	V <sub>CC_CORE</sub>		-	-	-
AJ1	IGNNE#	page 75	Р	I	-	AK24	VSS		-	-	-
AJ3	INIT#	page 75	Р	I	-	AK26	V <sub>CC_CORE</sub>		-	-	-
AJ5	V <sub>CC_CORE</sub>		-	-	-	AK28	VSS		-	-	-
AJ7	NC Pin	page 76	-	-	-	AK30	V <sub>CC_CORE</sub>		-	-	-
AJ9	NC Pin	page 76	-	-	-	AK32	VSS		-	-	-
AJ11	NC Pin	page 76	-	-	-	AK34	V <sub>CC_CORE</sub>		-	-	-
AJ13	Analog	page 72	-	-	-	AK36	V <sub>CC_CORE</sub>		-	-	-
AJ15	NC Pin	page 76	-	-	-	AL1	INTR	page 76	Р	I	-
AJ17	NC Pin	page 76	-	-		AL3	FLUSH#	page 75	Р	I	-
AJ19	NC Pin	page 76	-	-	-	AL5	V <sub>CC_CORE</sub>		-	-	-
AJ21	CLKFWDRST	page 72	Р	ı	Р	AL7	NC Pin	page 76	-	-	-
AJ23	VCCA	page 77	-	-	-	AL9	NC Pin	page 76	-	-	-
AJ25	PLLBYPASS#	page 76	Р	ı	-	AL11	NC Pin	page 76	-	-	-
AJ27	NC Pin	page 76	-	-	-	AL13	PLLMON2	page 76	0	0	-
AJ29	SADDIN[0]#	page 77	Р	I	-	AL15	PLLBYPASSCLK#	page 76	Р	I	-
AJ31	SFILLVALID#		Р	I	G	AL17	CLKIN#	page 73	Р	I	Р
AJ33	SADDINCLK#		Р	I	G	AL19	RSTCLK#	page 73	Р	I	Р
AJ35	SADDIN[6]#		Р	ı	Р	AL21	K7CLKOUT	page 76	Р	0	-
AJ37	SADDIN[3]#		Р	ı	G	AL23	CONNECT	page 73	Р	I	Р

Table 24. Cross-Reference by Pin Location (continued)

Pin	Name	Description	L	P	R
AL25	NC Pin	page 76	-	-	-
AL27	NC Pin	page 76	-	-	-
AL29	SADDIN[1]#	page 77	Р	I	-
AL31	SDATAOUTVALID#		Р	0	Р
AL33	SADDIN[8]#		Р	I	Р
AL35	SADDIN[4]#		Р	I	G
AL37	SADDIN[10]#		Р	I	G
AM2	V <sub>CC_CORE</sub>		-	-	-
AM4	VSS		-	-	-
AM6	VSS		-	-	-
AM8	NC Pin	page 76	-	-	-
AM10	V <sub>CC_CORE</sub>		1	-	-
AM12	VSS		-	-	-
AM14	V <sub>CC_CORE</sub>		1	-	-
AM16	VSS		-	-	-
AM18	V <sub>CC_CORE</sub>		-	-	-
AM20	VSS		-	-	-
AM22	V <sub>CC_CORE</sub>		-	-	-
AM24	VSS		-	-	-
AM26	V <sub>CC_CORE</sub>		-	-	-
AM28	VSS		-	-	-
AM30	V <sub>CC_CORE</sub>		-	-	-
AM32	VSS		-	-	-
AM34	V <sub>CC_CORE</sub>		-	-	-
AM36	VSS		-	-	-
AN1	No Pin	page 76	-	-	-
AN3	NMI		Р	ı	-
AN5	SMI#		Р	ı	-
AN7	NC Pin	page 76	-	-	-
AN9	NC Pin	page 76	-	-	-

Pin	Name	Description	L	Р	R
AN11	NC Pin	page 76	-	-	-
AN13	PLLMON1	page 76	0	В	-
AN15	PLLBYPASSCLK	page 76	Р	I	-
AN17	CLKIN	page 73	Р	I	Р
AN19	RSTCLK	page 73	Р	I	Р
AN21	K7CLKOUT#	page 76	Р	0	-
AN23	PROCRDY		Р	0	Р
AN25	NC Pin	page 76	-	-	-
AN27	NC Pin	page 76	-	-	-
AN29	SADDIN[12]#		Р	ı	G
AN31	SADDIN[14]#		Р	I	G
AN33	SDATAINVALID#		Р	I	Р
AN35	SADDIN[13]#		Р	I	G
AN37	SADDIN[9]#		Р	I	G

#### 11.3 Detailed Pin Descriptions

The information in this section pertains to Table 24 on page 64.

#### A20M# Pin

A20M# is an input from the system used to simulate address wrap-around in the 20-bit 8086.

#### **AMD Pin**

AMD Socket A processors do not implement a pin at location AH6. All Socket A designs must have a top plate or cover that blocks this pin location. When the cover plate blocks this location, a non-AMD part (e.g., PGA370) does not fit into the socket. However, socket manufacturers are allowed to have a contact loaded in the AH6 position. Therefore, motherboard socket design should account for the possibility that a contact could be loaded in this position.

#### AMD Athlon™ System Bus Pins

See the *AMD Athlon™* and *AMD Duron™* System Bus Specification, order# 21902 for information about the system bus pins—PROCRDY, PWROK, RESET#, SADDIN[14:2]#, SADDINCLK#, SADDOUT[14:2]#, SADDOUTCLK#, SDATA[63:0]#, SDATAINCLK[3:0]#, SDATAINVALID#, SDATAOUTCLK[3:0]#, SDATAOUTCLK[3:0]#, SPILLVALID#.

#### **Analog Pin**

Treat this pin as a NC.

## APIC Pins, PICCLK, PICD[1:0]#

The Advanced Programmable Interrupt Controller (APIC) is a feature that provides a flexible and expandable means of delivering interrupts in a system using an AMD processor. The pins, PICD[1:0], are the bidirectional message-passing signals used for the APIC and are driven to the Southbridge or a dedicated I/O APIC. The pin, PICCLK, must be driven with a valid clock input.

Refer to "VCC\_2.5V Generation Circuit" found in the section, "Motherboard Required Circuits," of the *AMD Athlon*<sup>TM</sup> *Processor Motherboard Design Guide*, order# 24363 for the required supporting circuitry.

For more information, see Table 15, "APIC Pin AC and DC Characteristics," on page 40.

#### **CLKFWDRST Pin**

CLKFWDRST resets clock-forward circuitry for both the system and processor.

CLKIN, RSTCLK (SYSCLK) Pins

Connect CLKIN with RSTCLK and name it SYSCLK. Connect CLKIN# with RSTCLK# and name it SYSCLK#. Length match the clocks from the clock generator to the Northbridge and processor.

See "SYSCLK and SYSCLK#" on page 77 for more information.

**CONNECT Pin** 

CONNECT is an input from the system used for power management and clock-forward initialization at reset.

COREFB and COREFB# Pins

COREFB and COREFB# are outputs to the system that provide processor core voltage feedback to the system.

**CPU\_PRESENCE# Pin** 

CPU\_PRESENCE# is connected to VSS on the processor package. If pulled-up on the motherboard, CPU\_PRESENCE# may be used to detect the presence or absence of a processor in the Socket A-style socket.

DBRDY and DBREQ# Pins DBRDY and DBREQ# are routed to the debug connector. DBREQ# is tied to  $V_{CC\ CORE}$  with a pullup resistor.

**FERR Pin** 

FERR is an output to the system that is asserted for any unmasked numerical exception independent of the NE bit in CR0. FERR is a push-pull active High signal that must be inverted and level shifted to an active Low signal. For more information about FERR and FERR#, see the "Required Circuits" chapter of the  $AMD\ Athlon^{TM}\ Processor-Based\ Motherboard\ Design\ Guide$ , order# 24363.

#### FID[3:0] Pins

FID[3] (Y3), FID[2] (Y1), FID[1] (W3), and FID[0] (W1) are the 4-bit processor clock-to-SYSCLK ratio.

Table 25 describes the encodings of the clock multipliers on FID[3:0].

Table 25. FID[3:0] Clock Multiplier Encodings

FID[3:0] <sup>2</sup>	Processor Clock to SYSCLK Frequency Ratio
0000	11
0001	11.5
0010	12
0011	≥ 12.5 <sup>1</sup>
0100	5
0101	5.5
0110	6
0111	6.5
1000	7
1001	7.5
1010	8
1011	8.5
1100	9
1101	9.5
1110	10
1111	10.5

#### Notes:

- 1. All ratios greater than or equal to 12.5x have the same FID[3:0] code of 0011b, which causes the SIP configuration for all ratios of 12.5x or greater to be the same.
- BIOS initializes the CLK\_Ctl MSR during the POST routine. This CLK\_Ctl setting is used with all FID combinations and selects a Halt disconnect divisor and a Stop Grant disconnect divisor. For more information, refer to the AMD Athlon™ and AMD Duron™ Processors BIOS, Software, and Debug Developers Guide, order# 21656.

The FID[3:0] signals are open-drain processor outputs that are pulled High on the motherboard and sampled by the chipset to determine the SIP (serial initialization packet) that is sent to the processor. The FID[3:0] signals are valid after PWROK is asserted. The FID[3:0]signals must not be sampled until they become valid. See the *AMD Athlon*<sup>TM</sup> and *AMD Duron*<sup>TM</sup> System Bus Specification, order# 21902 for more information about Serialization Initialization Packets and SIP protocol.

The processor FID[3:0] outputs are open-drain and 2.5-V tolerant. To prevent damage to the processor, do not pull these

signals High above 2.5 V. Do not expose these pins to a differential voltage greater than 1.60 V, relative to the processor core voltage.

Refer to "VCC\_2.5V Generation Circuit" found in the section, "Motherboard Required Circuits," of the *AMD Athlon*<sup>TM</sup> *Processor Motherboard Design Guide*, order# 24363 for the required supporting circuitry.

See "Frequency Identification (FID[3:0])" on page 25 for the DC characteristics for FID[3:0].

#### FSB\_Sense[1:0] Pins

FSB\_Sense[1:0] pins are either open circuit (logic level of 1) or are pulled to ground (logic level of 0) on the processor package with a 1 k $\Omega$  resistor. In conjunction with a circuit on the motherboard, these pins may be used to automatically detect the front-side bus (FSB) setting of this processor. Proper detection of the FSB setting requires the implementation of a pull-up resistor on the motherboard. Refer to the *AMD Athlon*<sup>TM</sup> *Processor-Based Motherboard Design Guide*, order# 24363 and the technical note *FSB\_Sense Auto Detection Circuitry for Desktop Processors*, order# TN26673 for more information.

Table 26 is the truth table to determine the FSB of desktop processors.

**Table 26. Front-Side Bus Sense Truth Table** 

FSB_Sense[1]	FSB_Sense[0]	Bus Frequency
1	0	RESERVED
1	1	133 MHz
0	1	166 MHz
0	0	200 MHz

The FSB\_Sense[1:0] pins are 3.3-V tolerant.

**FLUSH# Pin** 

FLUSH# must be tied to  $V_{CC\_CORE}$  with a pullup resistor. If a debug connector is implemented, FLUSH# is routed to the debug connector.

**IGNNE# Pin** 

IGNNE# is an input from the system that tells the processor to ignore numeric errors.

**INIT# Pin** 

INIT# is an input from the system that resets the integer registers without affecting the floating-point registers or the internal caches. Execution starts at 0\_FFFF\_FFF0h.

INTR Pin INTR is an input from the system that causes the processor to

start an interrupt acknowledge transaction that fetches the 8-bit

interrupt vector and starts execution at that location.

JTAG Pins TCK, TMS, TDI, TRST#, and TDO are the JTAG interface.

Connect these pins directly to the motherboard debug connector. Pull TDI, TCK, TMS, and TRST# up to  $V_{CC\ CORE}$  with pullup

resistors.

K7CLKOUT and K7CLKOUT# Pins

K7CLKOUT and K7CLKOUT# are each run for two to three inches and then terminated with a resistor pair: 100 ohms to  $V_{CC\_CORE}$  and 100 ohms to VSS. The effective termination

resistance and voltage are 50 ohms and  $V_{\text{CC\_CORE}}$  /2.

**Key Pins** These 16 locations are for processor type keying for forwards and

backwards compatibility (G7, G9, G15, G17, G23, G25, N7, Q7, Y7, AA7, AG7, AG9, AG15, AG17, AG27, and AG29). Motherboard designers should treat key pins like NC (No Connect) pins. A socket designer has the option of creating a top mold piece that allows PGA key pins only where designated. However, sockets that populate all 16 key pins must be allowed, so the motherboard

must always provide for pins at all key pin locations.

See "NC Pins" for more information.

NC Pins The motherboard should provide a plated hole for an NC pin. The

pin hole should not be electrically connected to anything.

NMI is an input from the system that causes a non-maskable

interrupt.

**PGA Orientation Pins** No pin is present at pin locations A1 and AN1. Motherboard

designers should not allow for a PGA socket pin at these

locations.

For more information, see the AMD Athlon<sup>TM</sup> Processor-Based

Motherboard Design Guide, order# 24363.

**PLL Bypass and Test** 

**Pins** 

PLLTEST#, PLLBYPASS#, PLLMON1, PLLMON2, PLLBYPASSCLK, and PLLBYPASSCLK# are the PLL bypass and

test interface. This interface is tied disabled on the motherboard. All six pin signals are routed to the debug connector. All four processor inputs (PLLTEST#, PLLBYPASS#, PLLMON1, and

PLLMON2) are tied to V<sub>CC CORE</sub> with pullup resistors.

**PWROK Pin**The PWROK input to the processor must not be asserted until

all voltage planes in the system are within specification and all

system clocks are running within specification.

For more information, Chapter 9, "Signal and Power-Up

Requirements" on page 43.

## SADDIN[1:0]# and SADDOUT[1:0]# Pins

The AMD Athlon XP processor model 10 does not support SADDIN[1:0]# or SADDOUT[1:0]#. SADDIN[1]# is tied to VCC with pullup resistors, if this bit is not supported by the Northbridge (future models can support SADDIN[1]#). SADDOUT[1:0]# are tied to VCC with pullup resistors if these pins are supported by the Northbridge. For more information, see the  $AMD\ Athlon^{TM}\ and\ AMD\ Duron^{TM}\ System\ Bus\ Specification, order# 21902.$ 

#### **Scan Pins**

SCANSHIFTEN, SCANCLK1, SCANINTEVAL, and SCANCLK2 are the scan interface. This interface is AMD internal and is tied disabled with pulldown resistors to ground on the motherboard.

#### **SMI# Pin**

SMI# is an input that causes the processor to enter the system management mode.

#### STPCLK# Pin

STPCLK# is an input that causes the processor to enter a lower power mode and issue a Stop Grant special cycle.

#### SYSCLK and SYSCLK#

SYSCLK and SYSCLK# are differential input clock signals provided to the PLL of the processor from a system-clock generator.

See "CLKIN, RSTCLK (SYSCLK) Pins" on page 73 for more information.

## THERMDA and THERMDC Pins

Thermal Diode anode and cathode pins are used to monitor the actual temperature of the processor die, providing more accurate temperature control to the system.

See Table 13, "Thermal Diode Electrical Characteristics," on page 37 for more information.

#### **VCCA Pin**

VCCA is the processor PLL supply. For information about the VCCA pin, see Table 5, "VCCA AC and DC Characteristics," on page 35 and the  $AMD\ Athlon^{TM}\ Processor-Based\ Motherboard\ Design\ Guide,\ order # 24363.$ 

To prevent damage to the processor, do not pull this signal High above 2.5 V. Do not expose this pin to a differential voltage greater than 1.60 V, relative to the processor core voltage.

#### VID[4:0] Pins

The VID[4:0] (Voltage Identification) outputs are used to dictate the  $V_{CC\_CORE}$  voltage level. The VID[4:0] pins are strapped to ground or left unconnected on the processor package. The VID[4:0] pins are pulled up on the motherboard and used by the  $V_{CC\_CORE}$  DC/DC converter.

The VID codes and corresponding voltage levels are shown in Table 27.

**Table 27. VID[4:0] Code to Voltage Definition** 

VID[4:0]	V <sub>CC_CORE</sub> (V)	VID[4:0]	V <sub>CC_CORE</sub> (V)
00000	1.850	10000	1.450
00001	1.825	10001	1.425
00010	1.800	10010	1.400
00011	1.775	10011	1.375
00100	1.750	10100	1.350
00101	1.725	10101	1.325
00111	1.675	10111	1.275
01000	1.650	11000	1.250
01001	1.625	11001	1.225
01010	1.600	11010	1.200
01011	1.575	11011	1.175
01100	1.550	11100	1.150
01101	1.525	11101	1.125
01110	1.500	11110	1.100
01111	1.475	11111	No CPU

For more information, see the "Required Circuits" chapter of the *AMD Athlon*<sup>TM</sup> *Processor-Based Motherboard Design Guide*, order# 24363.

#### **VREFSYS Pin**

VREFSYS (W5) drives the threshold voltage for the system bus input receivers. The value of VREFSYS is system specific. In addition, to minimize  $V_{CC\_CORE}$  noise rejection from VREFSYS, include decoupling capacitors. For more information, see the *AMD Athlon<sup>TM</sup> Processor-Based Motherboard Design Guide*, order# 24363.


#### **ZN and ZP Pins**

ZN (AC5) and ZP (AE5) are the push-pull compensation circuit pins. In Push-Pull mode (selected by the SIP parameter SysPushPull asserted), ZN is tied to  $V_{CC\_CORE}$  with a resistor that has a resistance matching the impedance  $Z_0$  of the transmission line. ZP is tied to VSS with a resistor that has a resistance matching the impedance  $Z_0$  of the transmission line.

## 12 Ordering Information

#### Standard AMD Athlon™ XP Processor Model 10 Products

AMD standard products are available in several operating ranges. The ordering part numbers (OPN) are formed by a combination of the elements, as shown in Figure 18.



#### Note:

- 1. Spaces are added to the number shown above for viewing clarity only.
- 2. This processor is available only with an advanced 333 FSB.
- 3. This processor is available only with an advanced 400 FSB.

Figure 18. OPN Example for the AMD Athlon™ XP Processor Model 10



# **Appendix A**

## **Thermal Diode Calculations**

This section contains information about the calculations for the on-die thermal diode of the AMD Athlon<sup>TM</sup> XP processor model 10. For electrical information about this thermal diode, see Table 13, "Thermal Diode Electrical Characteristics," on page 37.

#### **Ideal Diode Equation**

The ideal diode equation uses the variables and constants defined in Table 28.

**Table 28. Constants and Variables for the Ideal Diode Equation** 

<b>Equation Symbol</b>	Variable, Constant Description
n <sub>f, lumped</sub>	Lumped ideality factor
k	Boltzmann constant
q	Electron charge constant
T	Diode temperature (Kelvin)
$V_{BE}$	Voltage from base to emitter
I <sub>C</sub>	Collector current
I <sub>S</sub>	Saturation current

Equation (1) shows the ideal diode calculation.

$$V_{BE} = n_{f, lumped} \cdot \frac{k}{q} \cdot T \cdot \ln\left(\frac{I_C}{I_S}\right)$$
 (1)

Sourcing two currents and using Equation (1) derives the difference in the base-to-emitter voltage that leads to finding the diode temperature as shown in Equation (2). The use of dual sourcing currents allows the measurement of the thermal diode temperature to be more accurate and less susceptible to die and process revisions. Temperature sensors that utilize series resistance cancellation can use more than two sourcing currents and are suitable to be used with the AMD thermal diode. Equation (2) is the formula for calculating the temperature of a thermal diode.

$$T = \frac{V_{BE, high} - V_{BE, low}}{n_{f, lumped} \cdot \frac{k}{q} \cdot \ln\left(\frac{I_{high}}{I_{low}}\right)}$$
 (2)

#### **Temperature Offset Correction**

A temperature offset may be required to correct the value measured by a temperature sensor. An offset is necessary if a difference exists between the lumped ideality factor of the processor and the ideality factor assumed by the temperature sensor. The lumped ideality factor can be calculated using the equations in this section to find the temperature offset that should be used with the temperature sensor.

Table 29 shows the constants and variables used to calculate the temperature offset correction.

**Table 29. Constants and Variables Used in Temperature Offset Equations** 

<b>Equation Symbol</b>	Variable, Constant Description
n <sub>f, actual</sub>	Actual ideality factor
n <sub>f, lumped</sub>	Lumped ideality factor
n <sub>f, TS</sub>	Ideality factor assumed by temperature sensor
I <sub>high</sub>	High sourcing current
I <sub>low</sub>	Low sourcing current
T <sub>die, spec</sub>	Die temperature specification
T <sub>offset</sub>	Temperature offset

The formulas in Equation (3) and Equation (4) can be used to calculate the temperature offset for temperature sensors that do not employ series resistance cancellation. The result is added to the value measured by the temperature sensor. Contact the vendor of the temperature sensor being used for the value of  $n_{f,TS}$ . Refer to the document, *On-Die Thermal Diode Characterization*, order# 25443, for further details.

Equation (3) shows the equation for calculating the lumped ideality factor ( $n_{f, lumped}$ ) in sensors that do not employ series resistance cancellation.

$$n_{f,lumped} = n_{f,actual} + \frac{R_T \cdot (I_{high} - I_{low})}{\frac{k}{q} (T_{die,spec} + 273.15) \cdot \ln\left(\frac{I_{high}}{I_{low}}\right)}$$
(3)

Equation (4) shows the equation for calculating temperature offset ( $T_{offset}$ ) in sensors that do not employ series resistance cancellation.

$$T_{offset} = \left(T_{die,spec} + 273.15\right) \cdot \left(1 - \frac{n_{f,lumped}}{n_{f,TS}}\right)$$
(4)

Equation (5) is the temperature offset for temperature sensors that utilize series resistance cancellation. Add the result to the value measured by the temperature sensor. Note that the value of  $n_{f,TS}$  in Equation (5) may not equal the value used in Equation (4).

$$T_{offset} = (T_{die,spec} + 273.15) \cdot \left(1 - \frac{n_{f,actual}}{n_{f,TS}}\right)$$
 (5)



## **Appendix B**

# Conventions and Abbreviations

This section contains information about the conventions and abbreviations used in this document.

#### **Signals and Bits**

- Active-Low Signals—Signal names containing a pound sign, such as SFILL#, indicate active-Low signals. They are asserted in their Low-voltage state and negated in their High-voltage state. When used in this context, High and Low are written with an initial upper case letter.
- Signal Ranges—In a range of signals, the highest and lowest signal numbers are contained in brackets and separated by a colon (for example, D[63:0]).
- Reserved Bits and Signals—Signals or bus bits marked reserved must be driven inactive or left unconnected, as indicated in the signal descriptions. These bits and signals are reserved by AMD for future implementations. When software reads registers with reserved bits, the reserved bits must be masked. When software writes such registers, it must first read the register and change only the non-reserved bits before writing back to the register.
- Three-State—In timing diagrams, signal ranges that are high impedance are shown as a straight horizontal line half-way between the high and low levels.
- Invalid and Don't-Care—In timing diagrams, signal ranges that are invalid or don't-care are filled with a screen pattern.

#### **Data Terminology**

The following list defines data terminology:

- Quantities
  - A word is two bytes (16 bits)
  - A *doubleword* is four bytes (32 bits)
  - A *quadword* is eight bytes (64 bits)
- Addressing—Memory is addressed as a series of bytes on eight-byte (64-bit) boundaries in which each byte can be separately enabled.
- Abbreviations—The following notation is used for bits and bytes:
  - Kilo (K, as in 4-Kbyte page)
  - Mega (M, as in 4 Mbits/sec)
  - Giga (G, as in 4 Gbytes of memory space)

See Table 30 on page 87 for more abbreviations.

- Little-Endian Convention—The byte with the address xx...xx00 is in the least-significant byte position (little end). In byte diagrams, bit positions are numbered from right to left—the little end is on the right and the big end is on the left. Data structure diagrams in memory show low addresses at the bottom and high addresses at the top. When data items are aligned, bit notation on a 64-bit data bus maps directly to bit notation in 64-bit-wide memory. Because byte addresses increase from right to left, strings appear in reverse order when illustrated.
- Bit Ranges—In text, bit ranges are shown with a dash (for example, bits 9–1). When accompanied by a signal or bus name, the highest and lowest bit numbers are contained in brackets and separated by a colon (for example, AD[31:0]).
- Bit Values—Bits can either be set to 1 or cleared to 0.
- Hexadecimal and Binary Numbers—Unless the context makes interpretation clear, hexadecimal numbers are followed by an h and binary numbers are followed by a b.

## **Abbreviations and Acronyms**

Table 30 contains the definitions of abbreviations used in this document.

**Table 30. Abbreviations** 

Abbreviation	Meaning
А	Ampere
F	Farad
G	Giga-
Gbit	Gigabit
Gbyte	Gigabyte
GHz	Gigahertz
Н	Henry
h	Hexadecimal
K	Kilo-
Kbyte	Kilobyte
lbf	Foot-pound
M	Mega-
Mbit	Megabit
Mbyte	Megabyte
MHz	Megahertz
m	Milli-
ms	Millisecond
mW	Milliwatt
μ	Micro-
μА	Microampere
μF	Microfarad
μН	Microhenry
μς	Microsecond
μV	Microvolt
n	nano-
nA	nanoampere
nF	nanofarad
nH	nanohenry
ns	nanosecond
ohm	Ohm

**Table 30. Abbreviations (continued)** 

Abbreviation	Meaning
р	pico-
pA	picoampere
pF	picofarad
рН	picohenry
ps	picosecond
S	Second
V	Volt
W	Watt

Table 31 contains the definitions of acronyms used in this document.

**Table 31. Acronyms** 

Abbreviation	Meaning
ACPI	Advanced Configuration and Power Interface
AGP	Accelerated Graphics Port
APCI	AGP Peripheral Component Interconnect
API	Application Programming Interface
APIC	Advanced Programmable Interrupt Controller
BIOS	Basic Input/Output System
BIST	Built-In Self-Test
BIU	Bus Interface Unit
CPGA	Ceramic Pin Grid Array
DDR	Double-Data Rate
DIMM	Dual Inline Memory Module
DMA	Direct Memory Access
DRAM	Direct Random Access Memory
EIDE	Enhanced Integrated Device Electronics
EISA	Extended Industry Standard Architecture
EPROM	Enhanced Programmable Read Only Memory
FIFO	First In, First Out
GART	Graphics Address Remapping Table
HSTL	High-Speed Transistor Logic
IDE	Integrated Device Electronics

**Table 31. Acronyms (continued)** 

Abbreviation	Meaning
ISA	Industry Standard Architecture
IPC	Instructions Per Cycle
JEDEC	Joint Electron Device Engineering Council
JTAG	Joint Test Action Group
LAN	Large Area Network
LRU	Least-Recently Used
LVTTL	Low Voltage Transistor Transistor Logic
MSB	Most Significant Bit
MTRR	Memory Type and Range Registers
MUX	Multiplexer
NMI	Non-Maskable Interrupt
OD	Open-Drain
OPGA	Organic Pin Grid Array
PA	Physical Address
PBGA	Plastic Ball Grid Array
PCI	Peripheral Component Interconnect
PDE	Page Directory Entry
PDT	Page Directory Table
PGA	Pin Grid Array
PLL	Phase Locked Loop
PMSM	Power Management State Machine
POS	Power-On Suspend
POST	Power-On Self-Test
PP	Push-Pull
RAM	Random Access Memory
ROM	Read Only Memory
RXA	Read Acknowledge Queue
SCSI	Small Computer System Interface
SDI	System DRAM Interface
SDRAM	Synchronous Direct Random Access Memory
SIMD	Single Instruction Multiple Data
SIP	Serial Initialization Packet
SMbus	System Management Bus
SPD	Serial Presence Detect

**Table 31. Acronyms (continued)** 

Abbreviation	Meaning
SRAM	Synchronous Random Access Memory
SROM	Serial Read Only Memory
TLB	Translation Lookaside Buffer
TOM	Top of Memory
TTL	Transistor Transistor Logic
VAS	Virtual Address Space
VPA	Virtual Page Address
VGA	Video Graphics Adapter
USB	Universal Serial Bus
ZDB	Zero Delay Buffer

#### **Related Publications**

These documents provide helpful information about the AMD Athlon<sup>TM</sup> XP processor model 10, and can be found with other related documents at the AMD Web site, http://www.amd.com.

- AMD Athlon<sup>TM</sup> Processor x86 Code Optimization Guide, order# 22007
- AMD Processor Recognition Application Note, order# 20734
- Methodologies for Measuring Temperature on AMD Athlon<sup>TM</sup> and AMD Duron<sup>TM</sup> Processors, order# 24228
- AMD Thermal, Mechanical, and Chassis Cooling Design Guide, order# 23794
- Builders Guide for Desktop/Tower Systems, order# 26003

Other Web sites of interest include the following:

- JEDEC home page—www.jedec.org
- IEEE home page—www.computer.org
- AGP Forum—www.agpforum.or

