



Design Guide
netRAPID Chip Carrier

Hilscher Gesellschaft für Systemautomation mbH

www.hilscher.com

DOC111004DG04EN | Revision 4 | English | 2014-09 | Released | Public

Table of Contents

1	Introduction.....	4
1.1	About this document	4
1.1.1	List of revisions	4
1.1.2	References to documents	4
1.2	Legal notes	5
1.2.1	Copyright	5
1.2.2	Important notes	5
1.2.3	Exclusion of liability	6
1.2.4	Warranty	6
1.2.5	Export regulations	6
2	Product overview	7
2.1	Block diagrams	10
2.1.1	NRP 10-CCS	10
2.1.2	NRP 10-DPS	10
2.1.3	NRP 52-RE	11
3	Mechanics	12
3.1	Dimension	12
3.2	Design guidelines for the host system	12
3.2.1	Footprint	12
3.2.2	Thermal behavior and thermal pad	13
3.2.3	Keep-out area	14
3.3	Tempering, storage and soldering	14
3.4	Matrix label	16
4	Host interface	17
4.1	Pin assignment	17
4.2	General signals	20
4.2.1	Supply voltage	20
4.2.2	Reset signal	20
4.2.3	Boot signal and boot options	21
4.2.4	Host interface mode	21
4.3	Parallel dual-port memory	22
4.3.1	Address bus and data bus	22
4.3.2	Dual-port memory control lines	23
4.3.3	Interrupt line to the host system	23
4.3.4	Busy line to the host system	23
4.3.5	Timing diagram dual-port memory interface	24
4.4	Serial dual-port memory mode	26
5	Diagnostic interface	27
5.1	USB interface	27
5.2	Serial interface – UART	28
6	Device type specific interfaces	29
6.1	NRP 10-CCS	29
6.1.1	Connections overview	29
6.1.2	CC-Link interface	30
6.1.3	LEDs	30
6.1.4	Address and baud rate switches	31
6.1.5	SYNC	31
6.2	NRP 10-DPS	32
6.2.1	Connections overview	32
6.2.2	PROFIBUS DP interface	33
6.2.3	LEDs	33
6.2.4	Switches	34
6.2.5	SYNC	34
6.3	NRP 52-RE	35
6.3.1	Connections overview	35
6.3.2	Ethernet interface	36
6.3.3	LEDs	36
6.3.4	Switches	37
6.3.5	SYNC	38

7	Evaluation Boards	39
7.1	Evaluation Board NRPEB-CCS and NRPEB-DPS	39
7.1.1	Fieldbus measuring points (X3).....	40
7.1.2	PROFIBUS DP (X30)	40
7.1.3	CC-Link (X50).....	41
7.1.4	Address switches (S1, S2) and baud rate switch (S0) for CC-Link	41
7.1.5	Address switches (S1, S2) for PROFIBUS DP	42
7.2	Evaluation Board NRPEB-RE2	43
7.2.1	Ethernet interface (X50)	44
7.2.2	Address switches for Ethernet (S1, S2).....	44
7.3	Operating elements of Evaluation Boards	45
7.3.1	Reset button (T1)	45
7.3.2	S-Boot button (T2).....	45
7.4	Interfaces	46
7.4.1	Host interface (X1).....	46
7.4.2	Host interface measuring pins (X2)	48
7.4.3	SYNC, serial (UART) and GPIO measuring pins (X4)	49
7.4.4	Host interface mode (X5).....	50
7.4.5	USB interface (X6).....	51
7.4.6	JTAG connector (X11).....	52
7.4.7	Power supply (X100)	53
8	Technical data	54
8.1	CC-Link	54
8.1.1	netRAPID Chip Carrier NRP 10-CCS	54
8.1.2	Evaluation Board NRPEB-CCS	55
8.2	PROFIBUS DP Slave	56
8.2.1	netRAPID Chip Carrier NRP 10-DPS	56
8.2.2	Evaluation Board NRPEB-DPS	57
8.3	Real-Time Ethernet	58
8.3.1	netRAPID Chip Carrier NRP 52-RE.....	58
8.3.2	Evaluation Board NRPEB-RE2.....	59
8.4	Signals.....	60
9	Schematics	61
9.1	Overview	61
9.2	NRPEB-CCS and NRPEB-DPS	62
9.3	NRPEB-RE2.....	64
10	Bill of material	66
10.1	Overview	66
10.2	NRPEB-CCS and NRPEB-DPS.....	66
10.3	NRPEB-RE2.....	68
11	Appendix	70
11.1	List of tables	70
11.2	List of figures	71
11.3	Contacts	72

1 Introduction

1.1 About this document

This design guide describes the mechanical and electrical interfaces of netRAPID products. This document includes the description of the netRAPID Evaluation Boards.

1.1.1 List of revisions

Rev	Date	Name	Chapter	Revision
2	2013-12-16	HH	All	Description of NRP 10-DPS, NRP 10-CCS and NRP 52-RE.
3	2014-07-30	HH	2	Section <i>Product overview</i> expanded.
			3.3	Section <i>Tempering, storage and soldering</i> : Tempering and storage added.
			4.1	Section <i>Pin assignment</i> updated.
			4.2.2	Section <i>Reset signal</i> expanded.
			4.2.3	Section <i>Boot signal and boot options</i> : information about mandatory push botton (or an equivalent device) added.
			4.4	Section <i>Serial dual-port memory mode</i> expanded.
			5.1	Section <i>USB interface</i> expanded.
4	2014-09-16	HH	2.1	Figure 3, Figure 4 and Figure 5: Colors of SYS-LED corrected.

Table 1: List of revisions

1.1.2 References to documents

This document refers to the following other documents:

- [1] Hilscher Gesellschaft für Systemautomation mbH: Getting Started Guide, Serial Dual-Port Memory Interface with netX, Revision 3, english, 2014-07.
- [2] Hilscher Gesellschaft für Systemautomation mbH: Technical Data Reference Guide, netX 10, Revision 0.9, English, 2011-12.
- [3] Hilscher Gesellschaft für Systemautomation mbH: Technical Data Reference Guide, netX 51/52, Revision 2, English, 2013-05.
- [4] Hilscher Gesellschaft für Systemautomation mbH: Dual-Port Memory Interface Manual, netX based products, Revision 12, English, 2012.

1.2 Legal notes

1.2.1 Copyright

© Hilscher, 2013-2014, Hilscher Gesellschaft für Systemautomation mbH

All rights reserved.

The images, photographs and texts in the accompanying material (user manual, accompanying texts, documentation, etc.) are protected by German and international copyright law as well as international trade and protection provisions. You are not authorized to duplicate these in whole or in part using technical or mechanical methods (printing, photocopying or other methods), to manipulate or transfer using electronic systems without prior written consent. You are not permitted to make changes to copyright notices, markings, trademarks or ownership declarations. The included diagrams do not take the patent situation into account. The company names and product descriptions included in this document may be trademarks or brands of the respective owners and may be trademarked or patented. Any form of further use requires the explicit consent of the respective rights owner.

1.2.2 Important notes

The user manual, accompanying texts and the documentation were created for the use of the products by qualified experts, however, errors cannot be ruled out. For this reason, no guarantee can be made and neither juristic responsibility for erroneous information nor any liability can be assumed. Descriptions, accompanying texts and documentation included in the user manual do not present a guarantee nor any information about proper use as stipulated in the contract or a warranted feature. It cannot be ruled out that the user manual, the accompanying texts and the documentation do not correspond exactly to the described features, standards or other data of the delivered product. No warranty or guarantee regarding the correctness or accuracy of the information is assumed.

We reserve the right to change our products and their specification as well as related user manuals, accompanying texts and documentation at all times and without advance notice, without obligation to report the change. Changes will be included in future manuals and do not constitute any obligations. There is no entitlement to revisions of delivered documents. The manual delivered with the product applies.

Hilscher Gesellschaft für Systemautomation mbH is not liable under any circumstances for direct, indirect, incidental or follow-on damage or loss of earnings resulting from the use of the information contained in this publication.

1.2.3 Exclusion of liability

The software was produced and tested with utmost care by Hilscher Gesellschaft für Systemautomation mbH and is made available as is. No warranty can be assumed for the performance and flawlessness of the software for all usage conditions and cases and for the results produced when utilized by the user. Liability for any damages that may result from the use of the hardware or software or related documents, is limited to cases of intent or grossly negligent violation of significant contractual obligations. Indemnity claims for the violation of significant contractual obligations are limited to damages that are foreseeable and typical for this type of contract.

It is strictly prohibited to use the software in the following areas:

- for military purposes or in weapon systems;
- for the design, construction, maintenance or operation of nuclear facilities;
- in air traffic control systems, air traffic or air traffic communication systems;
- in life support systems;
- in systems in which failures in the software could lead to personal injury or injuries leading to death.

We inform you that the software was not developed for use in dangerous environments requiring fail-proof control mechanisms. Use of the software in such an environment occurs at your own risk. No liability is assumed for damages or losses due to unauthorized use.

1.2.4 Warranty

Although the hardware and software was developed with utmost care and tested intensively, Hilscher Gesellschaft für Systemautomation mbH does not guarantee its suitability for any purpose not confirmed in writing. It cannot be guaranteed that the hardware and software will meet your requirements, that the use of the software operates without interruption and that the software is free of errors. No guarantee is made regarding infringements, violations of patents, rights of ownership or the freedom from interference by third parties. No additional guarantees or assurances are made regarding marketability, freedom of defect of title, integration or usability for certain purposes unless they are required in accordance with the law and cannot be limited. Warranty claims are limited to the right to claim rectification.

1.2.5 Export regulations

The delivered product (including the technical data) is subject to export or import laws as well as the associated regulations of different countries, in particular those of Germany and the USA. The software may not be exported to countries where this is prohibited by the United States Export Administration Act and its additional provisions. You are obligated to comply with the regulations at your personal responsibility. We wish to inform you that you may require permission from state authorities to export, re-export or import the product.

2 Product overview

netRAPID chip carriers are for easy and fast integration into a host system:

- Fully functional 32 x 32 mm chip carrier that can be soldered directly on a PCB of the host system,
- for a direct network connection, only a connector on PCB is needed,
- parallel dual-port memory or serial dual-port memory (fast SPI slave interface),
- LEDs,
- address switches.

Hardware development is confined to connect the network connector, the LEDs and possibly an address switch. The interface from the host system to the netRAPID device is either a parallel dual-port memory interface or a serial dual-port memory interface by means of a fast SPI connection.

The netRAPID can be soldered manually onto the host system and simplifies prototype production.

For series production netRAPID can be soldered onto a host system PCB using SMD.

Steps

1. Start with the Evaluation Board. Each Evaluation Board is equipped with a soldered-on netRAPID to start evaluation immediately.



Figure 1: Evaluation Board, 3 pcs. netRAPID and Evaluation DVD with software tools

The netRAPID Evaluation DVD contains limited versions of Loadable Firmware (LFW) for testing and evaluation purposes, software tools for configuring the netRAPID, for downloading firmware and for testing I/O communication, C-Toolkit (source code for developers of non-Windows target platforms and embedded systems), USB drivers for Windows (needed for accessing the USB diagnostic interface of the netRAPID from a Windows configuration PC), cifX Device Driver (needed for accessing the host interface of the netRAPID from a Windows PC via PCI), PDF documentation for users and developers.

2. Three netRAPID devices are included the netRAPID Evaluation Board. Create your host system and simply solder the netRAPID device onto your host system manually and have your first prototype done.
3. Start your series SMD production of your host system with netRAPID devices from a tray containing 24 pcs.



Figure 2: netRAPID tray containing 24 pcs. for series production

Overview

Products	Description	Part no
CC-Link Slave		
NRPEB-CCS	Evaluation board including NRP 10-CCS	7600.740
NRP 10-CCS TRAY	24 pieces of NRP 10-CCS Chip Carriers	7652.740
NRPLFW-CCS	Loadable CC-Link Slave Firmware for NRP 10-CCS	7601.740
PROFIBUS DP Slave		
NRPEB-DPS	Evaluation board including NRP 10-DPS	7600.420
NRP 10-DPS TRAY	24 pieces of NRP 10-DPS Chip Carriers	7652.420
NRPLFW-DPS	Loadable PROFIBUS DP Slave Firmware for NRP 10-DPS	7601.420
Real-Time Ethernet (Slave)		
NRPEB-RE2	Evaluation board including NRP 52-RE	7600.200
NRP 52-RE TRAY	24 pieces of NRP 52-RE Chip Carriers	7672.100
NRPLFW-ECS	Loadable EtherCAT Slave Firmware for NRP 52-RE	7601.120
NRPLFW-OMB	Loadable Open Modbus/TCP Firmware for NRP 52-RE	7601.860
NRPLFW-PNS	Loadable PROFINET IO-Device Firmware for NRP 52-RE	7601.850
NRPLFW-EIS	Loadable EtherNet/IP Adapter Firmware for NRP 52-RE	7601.830
NRPLFW-S3S	Loadable Sercos Slave Firmware for NRP 52-RE	7601.160

Table 2: Product overview

Interface overview

The subsequent table lists interfaces and functions of the netRAPID Chip Carriers which are currently supported by the licensed netRAPID Standard Loadable Firmware (NRPLFW). Note that customized netRAPID firmware with extra functionalities will be available from Hilscher on request.

Standard functions		NRP 10-DPS	NRP 10-CCS	NRP 52-RE	Remark
Host interface	8 bit parallel dual-port memory	✓	✓	✓	-
	16 bit parallel dual-port memory	✓	✓	✓	-
	Serial dual-port memory (SPI)	✓	✓	✓	-
Communication interface	PROFIBUS DP (Slave)	✓	-	-	-
	CC-Link (Slave)	-	✓	-	-
	Real-Time Ethernet (Slave)	-	-	✓	-
Diagnostic interface	USB	✓	✓	✓	Default: USB is activated.
	UART	-	-	-	Default: UART is deactivated. The pins of the UART interface are shared with the pins for the SYNC interface.
Production interface	JTAG	-	-	-	For Hilscher development and production only.
Input	2x 4 bit (address switch)	✓	✓	-	-
	1x 4 bit (baud rate switch)	-	✓	-	-
Output	1 bit GPIO	-	-	-	Standard firmware does not use the GPIO.
SYNC interface	SYNC0, SYNC1	-	-	✓	Default: SYNC is activated The pins of the SYNC interface are shared with the pins for the UART interface.
LED	SYS-LED	✓	✓	✓	-
	COM0, COM1	✓	✓	✓	-
	Link and Act	-	-	✓	-

Table 3: Interface and standard functions overview

2.1 Block diagrams

2.1.1 NRP 10-CCS




Figure 3: NRP 10-CCS block diagram

2.1.2 NRP 10-DPS




Figure 4: NRP 10-DPS block diagram

2.1.3 NRP 52-RE




Figure 5: NRP 52-RE block diagram

3 Mechanics

3.1 Dimension

A netRAPID has the following dimensions: L = 32 mm, W = 32 mm and H = 4 mm.

3.2 Design guidelines for the host system

3.2.1 Footprint

The layout for the netRAPID footprint on the host system requires the following dimensions. There is one footprint for NRP 10 chip carriers and one for NRP 52 chip carriers.




Figure 6: Footprint NRP 10




Figure 7: Footprint NRP 52

3.2.2 Thermal behavior and thermal pad

NRP 10 devices have a power consumption of 1 - 1.2 W and NRP 52 devices of 1.8 W, which generates heat. The generated heat must be dissipated to prevent overheating of the chip. While there is a hard limit for the chip's junction temperature at 125 °C above, which malfunction and permanent damage may occur, it is always desired to keep the junction temperature as low as possible, as a semiconductor's statistical life time generally decreases with rising temperature.

Make sure that the case temperature of the netX is **always below 100 °C**, which is the recommended maximum value for a netX design. This value was chosen because the FIT-rate for the silicon process, which netX are based on, shows a significant rise in the temperature range between 100°C and the absolute maximum junction temperature. However, since the absolute max. junction temperature is 125 °C, it is at the device manufacturer's discretion if he wants to follow this recommendation or rather decides to accept a higher junction temperature and trade a decrease of the MTBF of his devices for a higher temperature range specification.

netRAPID devices have a thermal pad at the bottom for heat dissipation to the PCB of the host system.

Important note: You **must** use a thermal pad on the PCB for the host system. This is absolutely necessary in order to reach the temperature range for netRAPID devices.

This results in requirements for the PCB of the host system:

- Use at least 9 vias, which are to be connected to ground plane.
- Use a large copper surface on the PCB of the host system to reach a good heat dissipation for the netRAPID.
- Don't place components on the PCB of the host system below the netRAPID to avoid heat dissipation of other component than netRAPID.

The thermal pad of the netRAPID device has GND potential.

Figure 6 on page 12 shows position and size of the thermal pad for NRP 10 and Figure 7 on page 13 shows it for NRP 52.

3.2.3 Keep-out area

Make sure that no vias and no wires are on the PCB of the host system underneath the netRAPID device.

Important note: Make sure to use the thermal pad. Figure 6 on page 12 shows position and size of the thermal pad for NRP 10 and Figure 7 on page 13 shows it for NRP 52.

3.3 Tempering, storage and soldering

Tempering

netRAPID have to be tempered to reduce unwanted moisture before they are soldered onto the host system. If the moisture is not reduced then the heating during the soldering process to more than 200 °C can lead possible destruction of electronic parts of the netRAPID. To avoid this, netRAPID have to be tempered 24 h at 80 °C.

Hilscher tempers netRAPID devices before they are shipped. After tempered, netRAPID devices are shipped welded in a tray.

Moisture sensitivity level

The Moisture Sensitivity Level (MSL) is MSL 3, 168 h, 30 °C / 60%RH.

Storage

The netRAPID in a welded (sealed) tray can be stored up to 1 year. After 1 year the netRAPID devices have to be tempered again, before soldered onto a host system.

Soldering

netRAPID devices can be placed on the PCB of the host system for SMD production. netRAPID can be picked and placed (from the tray to the PCB of the host system) using asymmetric suck in. Place netRAPID on the top side of the PCB of the host system.

Important note: The thermal profile for reflow soldering depends on the used soldering paste and the used reflow system. Read the data sheet of the manufacturer of the used soldering paste for requirements to the thermal profile.

When using the Heraeus soldering paste Sn/Ag/Cu-95.5/4/0.5 (F620CU0.5-88M3 lead free) then the following thermal profile is recommended:




Figure 8: Thermal profile for reflow soldering

Adhesion keeps the components on the netRAPID in place during the reflow soldering.

3.4 Matrix label

A matrix label is on the device for identification. It contains 3 items:

1. Part number
2. Hardware revision
3. Serial number

The figure shows part number 7600.100, hardware revision 2 and serial number 20000.




Figure 9: Matrix label

4 Host interface

4.1 Pin assignment

Pin	Signal	Specification	Function	Other shared Signals	
1	PE		Protected Earth Ground		
2	DPM_D0	I	Dual-Port Memory Data 0		
3	DPM_D1	I	Dual-Port Memory Data 1		
4	DPM_D2	I	Dual-Port Memory Data 2		
5	DPM_D3	I	Dual-Port Memory Data 3		
6	DPM_D4	I	Dual-Port Memory Data 4		
7	DPM_D5	I	Dual-Port Memory Data 5		
8	DPM_D6	I	Dual-Port Memory Data 6		
9	DPM_D7	I	Dual-Port Memory Data 7		
10	DPM_D8	SPM_MISO	I O6	Dual-Port Memory Data 8	Serial-Host-Memory SPI_MISO
11	DPM_D9	SPM_MOSI	I I	Dual-Port Memory Data 9	Serial-Host-Memory SPI_MOSI
12	DPM_D10	SPM_CS _n	I I	Dual-Port Memory Data 10	Serial-Host-Memory SPI_CS _n
13	DPM_D11	SPM_CLK	I I	Dual-Port Memory Data 11	Serial-Host-Memory SPI_CLK
14	DPM_D12	I	Dual-Port Memory Data 12		
15	DPM_D13	I	Dual-Port Memory Data 13		
16	DPM_D14	I	Dual-Port Memory Data 14		
17	DPM_D15	I	Dual-Port Memory Data 15		
18	+3V3		+3.3V Power Supply		
19	GND	I	Ground		
20	DPM_A0	I	Dual-Port Memory Address 0		
21	DPM_A1	I	Dual-Port Memory Address 1		
22	DPM_A2	I	Dual-Port Memory Address 2		
23	DPM_A3	I	Dual-Port Memory Address 3		
24	DPM_A4	I	Dual-Port Memory Address 4		
25	DPM_A5	I	Dual-Port Memory Address 5		
26	DPM_A6	I	Dual-Port Memory Address 6		
27	DPM_A7	I	Dual-Port Memory Address 7		
28	DPM_A8	I	Dual-Port Memory Address 8		
29	DPM_A9	I	Dual-Port Memory Address 9		
30	DPM_A10	I	Dual-Port Memory Address 10		
31	DPM_A11	I	Dual-Port Memory Address 11		
32	DPM_A12	I	Dual-Port Memory Address 12		
33	DPM_A13	I	Dual-Port Memory Address 13		
34	DPM_CS _n	I50KU	Dual-Port Memory Chip Select		
35	DPM_BHE _n	I50KU	Dual-Port Memory Bus High Enable		
36	DPM_RD _n	I50KU	Dual-Port Memory Read		
37	DPM_WR _n	I50KU	Dual-Port Memory Write		
38	DPM_BUS _{Yn}	I50KU	Dual-Port Memory Busy		

Pin	Signal		Specification		Function	Other shared Signals
39	DPM_DIRQ	HIFM0	I50KU	I50KU	During start up: Setting of Host Interface Mode (see section Host interface mode on page 21). During runtime: Dual-Port Memory Data Interrupt.	Host Interface Mode 0
40	DPM_SIRQ	HIFM1	I50KU	I50KU	During start up: Setting of Host Interface Mode (see section Host interface mode on page 21). During runtime: Dual-Port Memory Synchronization Interrupt.	Host Interface Mode 1
41	DPM_RESETh		I1.5KU		Dual-Port Memory Reset	
42	UART_RX	SYNC0	I5KU	I5KU / O6	UART Receive Data	Synchronization Signal 0
43	UART_TX	SYNC1	O6	I5KU / O6	UART Transmit Data	Synchronization Signal 1
44	USB-		USB		USB Signal D-	
45	USB+		USB		USB Signal D+	
46	S2_1n		I50KU		Switch 2 - D1	
47	S2_2n		I50KU		Switch 2 - D2	
48	S2_4n		I50KU		Switch 2 - D4	
49	S2_8n		I50KU		Switch 2 - D8	
50	S1_1n		I50KU		Switch 1 - D1	
51	S1_2n		I50KU		Switch 1 - D2	
52	S1_4n		I50KU		Switch 1 - D4	
53	S1_8n		I50KU		Switch 1 - D8	
54	S0_1		I50KD		Switch 0 - D1	
	LINK0		O6		Link-LED of Ethernet channel 0	
55	S0_2		I50KD		Switch 0 - D2	
	ACT0		O6		Activity-LED of Ethernet channel 0	
56	S0_4		I50KD		Switch 0 - D4	
	LINK1		O6		Link-LED of Ethernet channel 1	
57	S0_8		I50KD		Switch 0 - D8	
	ACT1		O6		Activity-LED of Ethernet channel 1	
58	GND				Ground	
59	+3V3		VCC		+3.3V Power Supply	
60	RDYn	BOOT	O6	I1.5KU	System LED yellow / Ready	System Boot
61	RUNn		O6		System LED green / Run	
62	COM0_Gn		O6		Communication Status LED 0 green	
63	COM0_Rn		O6		Communication Status LED 0 red	
64	COM1_Gn		O6		Communication Status LED 1 green	
65	COM1_Rn		O6		Communication Status LED 1 red	
66	GPIO		I50KD / O6		General Purpose In Output	
67					Isolation Gap	
68	FB1		Field bus specific		Field bus connector pin 1	
	RXN0		Ethernet specific		Ethernet channel 0 receive negative	
69	FB2		Field bus specific		Field bus connector pin 2	
	RXP0		Ethernet specific		Ethernet channel 0 receive positive	
70	FB3		Field bus specific		Field bus connector pin 3	

Pin	Signal	Specification	Function	Other shared Signals
	TXN0	Ethernet specific	Ethernet channel 0 transmit negative	
71	FB4	Field bus specific	Field bus connector pin 4	
	TXP0	Ethernet specific	Ethernet channel 0 transmit positive	
72	FB5	Field bus specific	Field bus connector pin 5	
	-	Ethernet specific	-	
73	FB6	Field bus specific	Field bus connector pin 6	
	RXN1	Ethernet specific	Ethernet channel 1 receive positive	
74	FB7	Field bus specific	Field bus connector pin 7	
	RXP1	Ethernet specific	Ethernet channel 1 receive positive	
75	FB8	Field bus specific	Field bus connector pin 8	
	TXN1	Ethernet specific	Ethernet channel 1 transmit negative	
76	FB9	Field bus specific	Field bus connector pin 9	
	TXP1	Ethernet specific	Ethernet channel 1 transmit positive	

Table 4: Pin assignment

Gray fields in columns **Signal** and **Specification** indicate that column **Other shared Signals** contains the description of the signal.

The following table lists the meaning of the abbreviations used in the specification column:

Symbol	Meaning
I	Input
I1.5KU	Input with 1.5 k Ω resistor to +3V3
I50KD	Input with 50 k Ω resistor to GND
I50KU	Input with 50 k Ω resistor to +3V3
O6	Output: load of max. 6 mA
Field bus specific	According to the respective field bus specification
Ethernet specific	According to the respective Ethernet specification

Table 5: Symbols of pin assignment

4.2 General signals

4.2.1 Supply voltage

Only a single 3.3 V operation voltage is needed to operate the netRAPID. The voltage must be regulated and can have a tolerance of $\pm 5\%$ (3.15 - 3.45 V) and must be connected twice to the netRAPID chip carrier. The power has to be supplied between pins +3V3 and GND. To avoid EMI problems use bypass capacitors in the power supply path. All other special voltages required on the netRAPID are generated by onboard DC/DC converters.

A voltage supervisor circuit on all netRAPID devices supervises the voltage and the microprocessor. If the voltage decreases below the voltage reset level of typically 2.93 V (2.85 - 3.00 V) the netRAPID is held in reset state. If the voltage exceeds the reset voltage threshold, the netRAPID will begin with the power up sequence. To avoid problems with the power supply we recommend using a voltage of 3.3 V. The operation will thus be in the safe range of the voltage operation area, ensuring that short voltage drops, spikes and noise will not cause any reset conditions.

The maximum power consumption depends on the netRAPID type. For power consumption values see section *Technical data* on page 54.

4.2.2 Reset signal

It is possible to reset the netRAPID by the global power-on reset signal `DPM_RESETn`. As long as the signal `DPM_RESETn` has high level, the netRAPID stays in operating mode.

The netRAPID is in reset mode when the signal `DPM_RESETn` has a static low level. To reset the netRAPID the `DPM_RESETn` signal must be low for more than 10 μs . Afterwards, the netRAPID starts the initialization and program execution. This power up time is different for each netRAPID and loaded firmware.

**Important:**

During reset all signals of the dual-port memory are configured as inputs! The output level could be floating.

If the host system needs a stable level, a pull-up or pull-down resistor is required on the host system.

For details about the circuit for the host system see *Figure 21: Schematic NRPEB-CCS and NRPEB-DPS (Part 1)* on page 62 or see *Figure 23: Schematic NRPEB-RE2 (Part 1)* on page 64.

Recommendation: Always add a push button to your host system connected to the netRAPID device to reset the netRAPID device. This reset button together with the mandatory push button (or switch or an equivalent device) to activate the serial boot mode is important for your production, because the serial boot mode is needed to load the Second Stage Boot Loader into the netRAPID device.

4.2.3 Boot signal and boot options

Mandatory: Always add a push button or switch (or an equivalent device) to your host system connected to the netRAPID device to activate the serial boot mode of the ROM loader. The serial boot mode is necessary for your production to load the Second Stage Boot Loader into the netRAPID device or later for support to be able to update the Second Stage Boot Loader. If you do not implement a push button or switch (or an equivalent device) to your host system, you will not be able to load or update the Second Stage Boot Loader! With NRP 52 devices without a Second Stage Boot Loader activate the Ethernet boot mode by default which is not supported.

For details about the circuit for the host system see *Figure 21: Schematic NRPEB-CCS and NRPEB-DPS (Part 1)* on page 62 or see *Figure 23: Schematic NRPEB-RE2 (Part 1)* on page 64.

Note: If you want to make use of the other boot options that the netRAPID offers, you need to implement two DIP switches or an equivalent device for switching two signals (RUN and RDY).

Note: To serial boot mode requires an USB interface or a serial (UART) interface.

Activating the boot mode

The boot signal is located at pin 60 (RDY). After a reset it is an input signal and active low. To activate the boot mode, pin 60 has to be connected via 390 Ω to GND (low signal) after a reset.

Note: The signal level during the reset and shortly afterwards must be low in order to force the netRAPID into the boot mode.

4.2.4 Host interface mode

netRAPIDs support two host interface modes

- parallel dual-port memory and
- serial dual-port memory (SPI).

The host interface mode is evaluated by the Second Stage Boot Loader during boot. The Second Stage Boot Loader uses this setting to initialize the selected dual-port memory mode in the host interface.

Activating the parallel dual-port memory mode

- A high signal at `DPM_DIRQn` (pin 39) activates the dual-port memory mode (via a 2.2 k Ω pull-up resistor or the input is open).
- The data width of the dual-port memory can be set to 8 or 16 bit. The data width is set at `DPM_SIRQn` (pin 40) during the start-up phase.
 - A high signal at `DPM_SIRQn` (via a 2.2 k Ω pull-up resistor or the input is open) sets the data width of 8 bit.
 - A low signal at `DPM_SIRQn` (via a 2.2 k Ω pull-down resistor) sets the data width of 16 bit.

Activating the serial dual-port memory mode (SPI)

A low signal at `DPM_DIRQn` activates the SPI mode (via a 2.2 k Ω pull-down resistor).

netRAPID internal pull-up and pull-down resistors

Pin	Signal	netX 10 on NRP 10	netX 52 on NRP 52
39	<code>DPM_DIRQn</code>	50 k Ω pull-up	50 k Ω pull-up
40	<code>DPM_SIRQn</code>	50 k Ω pull-up	50 k Ω pull-down



Important: Never drive the host interface mode signal (`DPM_DIRQn` pin 39). Instead, operation with pull-down and pull-up resistors is recommended.

4.3 Parallel dual-port memory

The communication for all input and output data and control commands between the netRAPID and the host system are exchanged over the dual port memory.

From host system side, the dual-port memory looks like static RAM. The netRAPID always provides addressing capabilities for 16 KByte dual port memory. Only a few signals are used to control the access to the dual port memory.

These data lines can drive 6 mA at maximum.

To avoid data loss by simultaneous access at the same memory cell, it is necessary to use the `BUSYn` signal.

Please refer to the special documents for the basic description of the data model and communication methods with devices based on the netX.

4.3.1 Address bus and data bus

These signal lines contain the address bus lines A0 up to A13 and data bus lines D0 up to D15 of the dual-port memory. The address and data lines are non-multiplexed. The dual-port memory of the netRAPID has a size of 16 KB. NRP 10 devices only use the lowest 8 KB of the dual-port memory.

Unused address lines may be equipped with a pull-down resistor of 560 Ω .

The following table explains the available possibilities:

netRAPID	Host address space	Connect	Pull-down to address line
NRP 10	8 KB	A0 ... A12	A13
NRP 52	16 KB	A0 ... A13	none

Table 6: Possibilities for usage of dual-port memory

The netRAPID supports additional data bus lines to drive a 16 bit data interface.

- If your host interface can support a width of 16-bit, connect the `DPM_SIRQn` signal to V_{cc} .
- If not, let the `DPM_SIRQn` signal unconnected causing 16-bit devices to work in 8-bit mode.

In case of a 16-bit system you have to generate the DPM_BHE_n (pin 35) and DPM_A0 (pin 20) signal according to the following table.

DPM_BHE_n	DPM_A0	Function
0	0	word access
0	1	access high byte
1	0	access low byte
1	1	no access

Table 7: Function table of the 16-bit decode logic

4.3.2 Dual-port memory control lines

Integration of the netRAPID is done by mapping the memory space of the dual port memory into the address range of the host system.

The access to the dual-port memory is handled over the control lines DPM_WR_n (pin 37, write), DPM_RD_n (pin 36, read) and DPM_CS_n (pin 34, Chip select) and could be like standard static RAM.

All signals are low active.

4.3.3 Interrupt line to the host system

The signal DPM_DIRQ_n (located at pin 39, also used as mode discrimination signal) can be used to generate an interrupt to the host system when the netX processor of the netRAPID writes into the specific handshake cells of the dual-port memory. These cells are used for synchronization of the netRAPID and the host system and have handshake bits. The interrupt will be cleared if the host reads the handshake cell that was written from the netX of the netRAPID.



Important: In interrupt mode, when an 8-bit host performs a read access to any of the 16-bit wide handshake registers, the netX releases the interrupt as soon as the high byte or the low byte was read. The read order (high byte first or low byte first) is irrelevant. An 8-bit host shall use polling mode instead of interrupt mode!



Important: Never drive the signal DPM_DIRQ_n (pin 39). Instead, operation with pull-down and pull-up resistors is recommended.

4.3.4 Busy line to the host system

The signal DPM_BUSY_n is used to insert wait states into a current access from host system to a netRAPID. When the signal is active the host must wait for the current transfer.

Also see the timing diagram in section *Timing diagram dual-port memory interface* on page 24.

4.3.5 Timing diagram dual-port memory interface

The following diagram shows the timing for dual-port memory read access.




Figure 10: Timing diagram for read access

The following diagram shows the timing for dual-port memory write access.




Figure 11: Timing diagram for write access

Description and values are on the next page.

The following table gives the values for the timing parameters for netRAPID devices. For exchangeability of netRAPID NRP 52 with netRAPID NRP 10 devices and visa versa use the values of column **Common** of Table 8.

Symbol		Description	netRAPID 10 netX 10	netRAPID 52 netX 52	Common
t ₁	tAS min.	Minimum address setup time	0 ns	0 ns	2 ns
t ₂	tBV max.	Maximum time from cycle start until BUSY _n signal is valid	5.7 ns	5.7 ns	40 ns
t ₃	tBAR typ.	Typical BUSY active time (read access)	-	-	-
	tBAR max.	See important note 1	68 ns	68 ns	-
t ₄	tBAW min.	Minimum BUSY active time (write access)	0 ns	0 ns	0 ns
	tBAW max.	See important note 1	68 ns	68 ns	-
t ₅	tDVR min.	Minimum time between valid data bus signals and rising edge of BUSY _n signal	7.8 ns	7.8 ns	5 ns
t ₆	tDSW min.	Minimum setup time for write data	10.8 ns	12.8 ns	25 ns
t ₇	tDHR min.	Minimum read data hold time	2.1 ns	2.1 ns	0 ns
t ₈	tDHW min.	Minimum hold time for write data	0.8 ns	2.8 ns	2.8 ns
t ₉	tAHR min.	Minimum address hold time	0 ns	0 ns	0 ns
t ₁₀	tAHW min.	Minimum address hold time	0.9 ns	2.9 ns	2.9 ns
t ₁₁	tRWI	Minimum inactive time for RD _n or WR _n	10.5 ns	12.5 ns	12.5 ns

Table 8: Symbols for netRAPID timing diagram for read and write access

Important note 1: Avoid dual-port memory access errors

It is mandatory that the host CPU always uses the BUSY_n signal, otherwise this results in wrong data read from the dual-port memory or dual-port memory write accesses are ignored.

- For maximum performance, the BUSY_n signal must always be evaluated by the host CPU.
-

Note 2: The value for tBAR typ. (t₃ typ.) depends on the used firmware/application on the netX.

Note 3: DPM_BHE_n (pin 35) only used for 16 bit interface.

4.4 Serial dual-port memory mode

The netRAPIDs offer a serial dual-port memory interface, which is a SPI Slave interface. The supported mode is clock idle state high with sampling on the trailing clock edge (SPI mode 3).

The Serial Peripheral Interface (SPI) is a bus system for the synchronous serial communication of digital electronic circuits allowing versatile applications. It is based on the master-slave-principle.

The general connection of the serial dual-port memory to any SPI capable host CPU is shown in the following figure.




Figure 12: Serial dual-port memory interface

For the pinning of netRAPID, see Table 4 on page 19.

Activating the serial dual-port memory mode

The serial dual-port memory mode is activated by a pull-down resistor as described in section *Host interface mode* on page 21.

Timing diagram serial dual-port memory interface

To access the serial dual-port memory,

- see timing diagram in section *Serial IO Mode Timing* in the document *Technical Data Reference Guide, netX 10* (reference [2]),
- see timing diagram in section *Serial IO Mode Timing* in the document *Technical Data Reference Guide, netX 51/52* (reference [3]).

Software implementation and protocol

A protocol contains an address, a function identifier (read/write), a length information and data to access to the dual-port memory.

For information about the software implementation and the protocol see section *Host Software Implementation* and section *Serial DPM Protocol Description* in the document *Serial Dual-Port Memory Interface*, see reference [1].

Important: The host application has to do **two** read commands to initialize the serial dual-port memory communication (SPI). Any address can be used.

5 Diagnostic interface

The diagnostic interface can be used for

- configuration download,
- diagnostic purposes and
- firmware update (firmware update at netRAPID NRP 10 only)

It is **mandatory** to add a diagnostic interface to the host system.

This interface is needed during the production process to load the Second Stage Boot Loader and firmware into the netRAPID device.

5.1 USB interface

The USB interface is needed during production to load the Second Stage Boot Loader and the firmware into the netRAPID device. The USB interface is handled by the ROM loader in this case.

Once the Second Stage Boot Loader is running, the Second Stage Boot Loader handles the USB interface.

Once the firmware is running, the firmware handles the USB interface.

Note: The standard firmware activates the USB interface by default.

The following pins of the netRAPID relate to the Universal Serial Bus (USB) interface.

Pin	Name
44	USB-
45	USB+

Table 9: Pin assignment of USB interface

The USB signals have LVTTTL level (3.3 V).

Note: USB is used for diagnostic and for production purposes.

Note: The external USB power supply line is not used by the netRAPID.

The USB signals have to be protected with $22\ \Omega$ and transient diode. The circuit for the host system is shown in chapter *Schematics* which is on page 62 (NRPEB-CCS and NRPEB-DPS) or page 64 (NRPEB-RE2).

5.2 Serial interface – UART

The pins of the UART interface are shared with the pins for the SYNC interface.

Note: The standard firmware activates the SYNC interface and deactivates the UART by default.

The following pins of the netRAPID relate to the serial interface (UART). The table provides the signal names:

Pin	Name	Shared with
42	UART_RX	SYNC0
43	UART_TX	SYNC1

Table 10: Pin assignment to serial interface (UART)

The signals UART_RX and UART_TX have LVTTTL level. They allow setting up an interface for diagnostic purposes.

6 Device type specific interfaces

6.1 NRP 10-CCS

6.1.1 Connections overview




Figure 13: NRP 10-CCS connections overview

6.1.2 CC-Link interface

The pin assignment for CC-Link:

Pin	Signal	CC-Link Signal
68	FB1	DA
69	FB2	DB
70	FB3	DG
71	FB4	SLD
72	FB5	FG
73	FB6	not connected
74	FB7	not connected
75	FB8	not connected
76	FB9	not connected

Table 11: Pin assignment CC-Link interface of NRP 10-CCS

It is also strongly recommended to keep the length for the signal lines below 30 mm and to take EMC aspects into account.

For details about the circuit for the host system see *Figure 21: Schematic NRPEB-CCS and NRPEB-DPS (Part 1)* on page 62.

6.1.3 LEDs

Pin	Signal	No.	Function
60	RDYn	V11	System status LED (SYS) yellow
61	RUNn	V11	System status LED (SYS) green
62	COM0_Gn	V12	Communication status LED (COM0) green CC-Link: L RUN
63	COM0_Rn	V12	Communication status LED (COM0) red CC-Link: L ERR
64	COM1_Gn	V13	Communication status LED (COM1) green CC-Link: not used
65	COM1_Rn	V13	Communication status LED (COM1) red CC-Link: not used
66	GPIO	V1	yellow (560 Ω to +3.3 V)
66	GPIO	V1	green (560 Ω to GND)

Table 12: Pin assignment LEDs (NRP 10-CCS)

For details about the circuit for the host system see *Figure 21: Schematic NRPEB-CCS and NRPEB-DPS (Part 1)* on page 62.

6.1.4 Address and baud rate switches

The CC-Link Slave firmware reads the position of three switches to configure the CC-Link station address and the baud rate.

Pin	Signal	Function	
46	S2_1n	Switch 2 – D1	Address *10
47	S2_2n	Switch 2 – D2	
48	S2_4n	Switch 2 – D4	
49	S2_8n	Switch 2 – D8	
50	S1_1n	Switch 1 – D1	Address *1
51	S1_2n	Switch 1 – D2	
52	S1_4n	Switch 1 – D4	
53	S1_8n	Switch 1 – D8	
54	S0_1	Switch 0 – D1	Baud rate
55	S0_2	Switch 0 – D2	
56	S0_4	Switch 0 – D4	
57	S0_8	Switch 0 – D8	

Table 13: Pin assignment address switch and baud rate switch (NRP 10-CCS)

The switches are BCD coded with 10 positions. Example for a switch: COPAL Typ: SA-7111TA, see <http://www.copal-electronics.com/>

For details about the circuit for the host system see *Figure 21: Schematic NRPEB-CCS and NRPEB-DPS (Part 1)* on page 62.

The meaning of the switches is explained in section *Address switches (S1, S2) and baud rate switch (S0)* on page 41.

6.1.5 SYNC

There are no signals on SYNC0 and SYNC1 because the CC-Link Slave firmware does not generate SYNC signals.

6.2 NRP 10-DPS

6.2.1 Connections overview




Figure 14: NRP 10-DPS connections overview

6.2.2 PROFIBUS DP interface

The pin assignment for PROFIBUS DP:

Pin	Signal	PROFIBUS DP Signal
68	FB1	ISO GND
69	FB2	CNTR-P
70	FB3	Rx/Tx+
71	FB4	not connected
72	FB5	not connected
73	FB6	not connected
74	FB7	Rx/Tx-
75	FB8	not connected
76	FB9	VP

Table 14: Pin assignment PROFIBUS DP interface of NRP 10-DPS

It is also strongly recommended to keep the length for the signal lines below 30 mm and to take EMC aspects into account.

For details about the circuit for the host system see *Figure 21: Schematic NRPEB-CCS and NRPEB-DPS (Part 1)* on page 62.

6.2.3 LEDs

Pin	Signal	No.	Function
60	RDYn	V11	System status LED (SYS) yellow
61	RUNn	V11	System status LED (SYS) green
62	COM0_Gn	V12	Communication Status LED (COM0) green PROFIBUS DP COM
63	COM0_Rn	V12	Communication Status LED (COM0) red PROFIBUS DP COM
64	COM1_Gn	V13	Communication Status LED (COM1) green PROFIBUS DP not used
65	COM1_Rn	V13	Communication Status LED (COM1) red PROFIBUS DP not used
66	GPIO	V1	yellow (560 Ω to +3.3 V)
66	GPIO	V1	green (560 Ω to GND)

Table 15: Pin assignment LEDs (NRP 10-CCS)

For details about the circuit for the host system see *Figure 21: Schematic NRPEB-CCS and NRPEB-DPS (Part 1)* on page 62.

6.2.4 Switches

The PROFIBUS DP Slave firmware reads the position of two address switches to configure the PROFIBUS station address.

Pin	Signal	Function	
46	S2_1n	Switch 2 – D1	Address *10
47	S2_2n	Switch 2 – D2	
48	S2_4n	Switch 2 – D4	
49	S2_8n	Switch 2 – D8	
50	S1_1n	Switch 1 – D1	Address *1
51	S1_2n	Switch 1 – D2	
52	S1_4n	Switch 1 – D4	
53	S1_8n	Switch 1 – D8	
54	S0_1	Switch 0 – D1	not used
55	S0_2	Switch 0 – D2	
56	S0_4	Switch 0 – D4	
57	S0_8	Switch 0 – D8	

Table 16: Pin assignment address switch (NRP 10-DPS)

The switches are BCD coded with 10 positions. Example of a switch: COPAL Type: SA-7111TA, see <http://www.copal-electronics.com/>

For details about the circuit for the host system see *Figure 21: Schematic NRPEB-CCS and NRPEB-DPS (Part 1)* on page 62.

The meaning of the switches is explained in section *Address switches (S1, S2) for PROFIBUS DP* on page 42.

6.2.5 SYNC

There are no signals on SYNC0 and SYNC1 because the PROFIBUS DP Slave firmware does not generate SYNC signals.

6.3 NRP 52-RE

6.3.1 Connections overview




Figure 15: NRP 52-RE connections overview

6.3.2 Ethernet interface

The pin assignment for Ethernet:

Pin	Signal	Ethernet Signal
68	FB1	RXN0
69	FB2	RXP0
70	FB3	TXN0
71	FB4	TXP0
72	FB5	not connected
73	FB6	RXN1
74	FB7	RXP1
75	FB8	TXN1
76	FB9	TXP1

Table 17: Pin assignment Ethernet interface of NRP 52-RE

It is also strongly recommended to keep the length for the signal lines below 30 mm and to take EMC aspects into account.

For details about the circuit for the host system see *Figure 23: Schematic NRPEB-RE2 (Part 1)* on page 64.

6.3.3 LEDs

Pin	Signal	No.	Function
54	LINK0		Link-LED of Ethernet channel 0
55	ACT0		Activity-LED of Ethernet channel 0
56	LINK1		Link-LED of Ethernet channel 1
57	ACT1		Activity-LED of Ethernet channel 1
60	RDYn	V11	System status LED (SYS) yellow
61	RUNn	V11	System status LED (SYS) green
62	COM0_Gn	V12	Communication Status LED (COM0) green
63	COM0_Rn	V12	Communication Status LED (COM0) red
64	COM1_Gn	V13	Communication Status LED (COM1) green
65	COM1_Rn	V13	Communication Status LED (COM1) red
66	GPIO	V1	yellow (560 Ω to +3.3 V)
66	GPIO	V1	green (560 Ω to GND)

Table 18: Pin assignment LEDs (NRP 52-RE)

Use two red/green LEDs, which cover all Real-Time Ethernet protocols.

For details about the circuit for the host system see *Figure 23: Schematic NRPEB-RE2 (Part 1)* on page 64.

6.3.4 Switches

Note: Address switches are for future use, as the Ethernet firmware does not read the positions of the switches.

Pin	Signal	Function	
46	S2_1n	Switch 2 – D1	Address *10
47	S2_2n	Switch 2 – D2	
48	S2_4n	Switch 2 – D4	
49	S2_8n	Switch 2 – D8	
50	S1_1n	Switch 1 – D1	Address *1
51	S1_2n	Switch 1 – D2	
52	S1_4n	Switch 1 – D4	
53	S1_8n	Switch 1 – D8	
54	S0_1	Switch 0 – D1	not used
55	S0_2	Switch 0 – D2	
56	S0_4	Switch 0 – D4	
57	S0_8	Switch 0 – D8	

Table 19: Pin assignment address switch (NRP 52-RE)

The switches are BCD coded with 10 positions. Example for a switch: COPAL Typ: SA-7111TA, see <http://www.copal-electronics.com/>

For details about the circuit for the host system see schematics of the Evaluation Board in section *NRPEB-RE2* on page 64.

6.3.5 SYNC

The pins of the SYNC interface are shared with the pins for the UART interface.

Note: By default the SYNC interface is activated and UART is deactivated in the standard firmware.

Pin	Name	Shared with
42	SYNC0	UART_RX
43	SYNC1	UART_TX

Table 20: Pin assignment to SYNC interface

The SYNC Signal has LVTTTL level. A maximum load of 6 mA may not be exceeded.



NOTICE

Possible Destruction of the Device due to high current!

Make sure that outputs never drive against each other. Two outputs that drive against each other cause a too high current and result in device damage.

This situation can happen for example if the host system has an output signal connected to SYNC0 and a firmware is loaded that uses SYNC0 as output too.

It is also strongly recommended to keep the cable length for the SYNC signals below 50 mm and to take EMC aspects into account. In general, both SYNC signal lines can be used as input or output.

The following table shows the meaning of the SYNC signals for the real-time Ethernet protocols currently offering SYNC signal support.

Protocol	Signal SYNC0 Input/Output	Signal SYNC1 Input/Output	Since Firmware Version	Remarks
EtherCAT Slave	SYNC 0 Output	SYNC 1 Output	-	Configurable
PROFINET IO- Device	-	-	-	-
Sercos Slave	CON_CLK Output	DIV_CLK Output	3.0.10.0	Configurable

Table 21: Meaning of the SYNC signals

7 Evaluation Boards

7.1 Evaluation Board NRPEB-CCS and NRPEB-DPS




Figure 16: Evaluation Board NRPEB-CCS and NRPEB-DPS

No. in figure	Name	Description	Page
①	V1	LED GPIO	-
②	V13	LED COM1	-
③	V12	LED COM0	-
④	V11	LED SYS	-
⑤	T1	Reset button	39
⑥	T2	Button for serial boot mode	45
⑦	X6	USB interface (Mini-USB)	51
⑧	X4	SYNC and GPIO measuring points	39
⑨	X5	Host interface mode setting	39
⑩	X100	Connector for power supply	53
⑪	X1	Host interface	46
⑫	-	Matrix label (part number, hardware revision and serial number)	16
⑬	-	Label with production number	-
⑭	X2	Host interface measuring points	48

No. in figure	Name	Description	Page
15	X11	JTAG interface, foil connector (for Hilscher development and production only)	52
16	X3	Field bus interface measuring points	40
17	X30	PROFIBUS DP connector (NRPEB-DPS)	40
	X50	CC-Link connector (NRPEB-CCS)	41
18	S0	Baud rate switch CC-Link baud rate (implemented on NRPEB-CCS only)	41
19	S1	Address switch Station address * 1	41 (CC-Link) 42 (PROFIBUS)
20	S2	Address switch Station address * 10	

Table 22: Positions of NRPEB-CCS and NRPEB-DPS

7.1.1 Fieldbus measuring points (X3)


X3	Pin	Signal	Pin	Pin assignment
	1	FB1	68	Pin assignment for CC-Link see section <i>CC-Link interface</i> on page 30.
	2	FB2	69	
	3	FB3	70	Pin assignment for PROFIBUS see section <i>PROFIBUS DP interface</i> on page 33.
	4	FB4	71	
	5	FB5	72	
	6	FB6	73	
	7	FB7	74	
	8	FB8	75	
	9	FB9	76	
	10	GND		

Table 23: Pin assignment fieldbus interface X3

7.1.2 PROFIBUS DP (X30)

PROFIBUS DP pin assignment


PROFIBUS	Pin	Signal	Description
 9-pole sub-D socket, female	3	FB3 / Rx/Tx +	Receive- / Transmit data positive
	4	FB2 / CNTR-P	Control signal for repeater (direction control)
	5	FB1 / ISO GND	Data ground
	6	FB9 / VP	Power supply positive 5V for terminating resistor only.
	8	FB7 / Rx/Tx -	Receive- / Transmit data negative
	Shield	PE	Metal shell on PE

Table 24: PROFIBUS RS-485 pin assignment

Position 17 in Figure 16 on page 39.

7.1.3 CC-Link (X50)

CC-Link pin assignment


CC-Link	Pin	Signal	Description
 COMBICON male connector	1	FB1 / DA	Data positive
	2	FB2 / DB	Data negative
	3	FB3 / DG	Data ground, to ISO_GND, 3.3 nF against PE
	4	FB4 / SLD	Shield, Pin 4 and Pin 5 are connected internally
	5	FB5 / FG	Fieldground, Pin 4 and Pin 5 are connected internally and are on PE

Table 25: CC-Link pin assignment

Position 17 in Figure 16 on page 39.

7.1.4 Address switches (S1, S2) and baud rate switch (S0) for CC-Link

The following table shows the meaning of the switches.




CC-Link Slave	Station address		Baud rate
	S2, position 20 in Figure 16 on page 39.	S1, position 19 in Figure 16 on page 39.	S0, position 18 in Figure 16 on page 39.
			
Station address =	Value * 10	+ Value * 1	
Value range for Station address: 1 ... 64	0 ... 6 = valid address 7, 8, 9 = invalid address, error	0, 1, ..., 8, 9 = valid address	0 = 156 kBaud 1 = 625 kBaud 2 = 2,5 MBaud 3 = 5 MBaud 4 = 10 MBaud 5 ... 9 = Invalid, error

Table 26: Description of the address and baud rate switch

Example: For station address 12 set S2 to 1 and S1 to 2. For baud rate 156 kBaud set S0 to 0.

Depending on the configuration parameter 'Number of stations' (firmware parameter), the value range for station address is:

Number of stations	Value range for station address
1	1 ... 64
2	1 ... 63
3	1 ... 62
4	1 ... 61

Table 27: Value range for station address depending on number of stations

7.1.5 Address switches (S1, S2) for PROFIBUS DP

The following table shows the meaning of the switches.



PROFIBUS DP Slave	Station address	
	S2, position 20 in Figure 16 on page 39.	S1, position 19 in Figure 16 on page 39.
		
Station address =	Value * 10	+ Value * 1
Value range for Station address: 0 ... 99	0, 1, ..., 8, 9 = valid address	0, 1, ..., 8, 9 = valid address

Table 28: Meaning of the address switch (PROFIBUS DP)

Example: For station address 12 set S2 to 1 and S1 to 2.

7.2 Evaluation Board NRPEB-RE2




Figure 17: Evaluation Board NRPEB-RE2

Note: Positions 16 and 18 are left out to keep identical numbering with the NRPEB-CCS and NRPEB-DPS.

No. in figure	Name	Description	Page
①	V1	LED GPIO	-
②	V13	LED COM1	-
③	V12	LED COM0	-
④	V11	LED SYS	-
⑤	T1	Reset button	43
⑥	T2	Button for serial boot mode	45
⑦	X6	USB interface (Mini-USB)	51
⑧	X4	SYNC and GPIO measuring points	43
⑨	X5	Host interface mode setting	43
⑩	X100	Connector for power supply	53
⑪	X1	Host interface	46
⑫	-	Matrix label (part number, hardware revision and serial number)	16
⑬	-	Label with production number	-

No. in figure	Name	Description	Page
14	X2	Host interface measuring points	48
15	X11	JTAG interface, foil connector (for Hilscher development and production only)	52
-	-	-	-
17	X50	Ethernet interface (RJ45 socket)	40
-	-	-	-
19	S1	Address switch Station address * 1	44
20	S2	Address switch Station address * 10	

Table 29: Positions on NRPEB-RE2

7.2.1 Ethernet interface (X50)

Ethernet on RJ45 Pin Assignment


Ethernet	Pin	Signal	Description
 <p>RJ45 socket, female</p>	1	TX+	Transmit data positive
	2	TX-	Transmit data negative
	3	RX+	Receive data positive
	4	Term 1	Connected and terminated to PE via RC combination (Bob Smith Termination)
	5	Term 1	
	6	RX-	Receive data negative
	7	Term 2	Connected and terminated to PE via RC combination (Bob Smith Termination)
	8	Term 2	

Table 30: Ethernet RJ45 pin assignment

7.2.2 Address switches for Ethernet (S1, S2)

Note: Address switches are for future use, as the Ethernet firmware does not read the positions of the switches.

7.3 Operating elements of Evaluation Boards

7.3.1 Reset button (T1)


T1	Function
 A square button with a black face and a yellow 'T1' label.	Resets the chip carrier. When pressed, pin 41 is connected to GND.

Table 31: Reset button T1

Position **5** in Figure 16 on page 39.

7.3.2 S-Boot button (T2)


T2	Function
 A square button with a black face and a yellow 'T2' label.	Activating the serial boot mode via UART or USB. This signal is evaluated after a reset of the chip during start-up phase. In serial boot mode, communication from the boot wizard application to the chip is possible. When pressed, pin 60 is connected to GND.


Table 32: S-Boot button T2

Position **6** in Figure 16 on page 39.

7.4 Interfaces

7.4.1 Host interface (X1)

Connector X1 has the signals of the host interface. X1 is a 64-pin connector.

X1	Pin	Signal	Pin (chip carrier)	Description
	1	+3V3	-	+3.3V Power Supply
	2	GND	-	Ground
	3	-		
	4	-		
	5	GND	-	Ground
	6	-		
	7	RESETn	41	Dual-Port Memory Reset
	8	-		
	9	-		
	10	-		
	11	DPM_DIRQn	39	Dual-Port Memory Data Interrupt
	12	DPM_BUSYn	38	Dual-Port Memory Busy
	13	GND		Ground
	14	DPM_RDn	36	Dual-Port Memory Read
	15	DPM_WRn	37	Dual-Port Memory Write
	16	-		
	17	-		
	18	-		
	19	DPM_BHEn	35	Dual-Port Memory Bus High Enable
	20	GND	-	Ground
	21	-		
	22	-		
	23	-		
	24	DMP_CSn	34	Dual-Port Memory Chip Select
	25	GND		Ground
	26	-		
	27	-		
	28	-		
	29	-		
	30	-		
	31	-		
	32	-		
	33	-		
	34	-		
	35	-		
	36	DPM_A13	33	Dual-Port Memory Address 13
	37	DPM_A12	32	Dual-Port Memory Address 12
	38	DPM_A11	31	Dual-Port Memory Address 11
	39	DPM_A10	30	Dual-Port Memory Address 10
	40	DPM_A9	29	Dual-Port Memory Address 9

X1	Pin	Signal	Pin (chip carrier)	Description
	41	DPM_A8	28	Dual-Port Memory Address 8
	42	DPM_A7	27	Dual-Port Memory Address 7
	43	DPM_A6	26	Dual-Port Memory Address 6
	44	DPM_A5	25	Dual-Port Memory Address 5
	45	DPM_A4	24	Dual-Port Memory Address 4
	46	DPM_A3	23	Dual-Port Memory Address 3
	47	DPM_A2	22	Dual-Port Memory Address 2
	48	DPM_A1	21	Dual-Port Memory Address 1
	49	DPM_A0	20	Dual-Port Memory Address 0
	50	GND	-	Ground
	51	DPM_D15	17	Dual-Port Memory Data 15
	52	DPM_D14	16	Dual-Port Memory Data 14
	53	DPM_D13	15	Dual-Port Memory Data 13
	54	DPM_D12	14	Dual-Port Memory Data 12
	55	DPM_D11	13	Dual-Port Memory Data 11
		SPM_CLK		
	56	DPM_D10	12	Dual-Port Memory Data 10
		SPM_CS _n		
	57	DPM_D9	11	Dual-Port Memory Data 9
		SPM_MOSI		
	58	DPM_D8	10	Dual-Port Memory Data 8
		SPM_MISO		
	59	DPM_D7	9	Dual-Port Memory Data 7
	60	DPM_D6	8	Dual-Port Memory Data 6
	61	DPM_D5	7	Dual-Port Memory Data 5
	62	DPM_D4	6	Dual-Port Memory Data 4
	63	DPM_D3	5	Dual-Port Memory Data 3
	64	DPM_D2	4	Dual-Port Memory Data 2
	65	DPM_D1	3	Dual-Port Memory Data 1
	66	DPM_D0	2	Dual-Port Memory Data 0
	67	+3V3	-	+3.3V Power Supply
	68	GND	-	Ground

Table 33: Pin assignment X1

Position **11** in Figure 16 on page 39 or Figure 17 on page 43.

7.4.2 Host interface measuring pins (X2)

Connector X2 has the signals of the host interface. X2 is a 40-pin connector.

X2	Pin	Signal	Pin (chip carrier)	Description
	1	RESETn	41	
	2			
	3	DPM_DIRQn HIFM0	39	Host Interface Mode 0
	4	DPM_BUSYn	38	
	5	DPM_WRn	37	
	6	DPM_RDn	36	
	7	DPM_BHEn	35	
	8	DMP_CSn	34	
	9	DPM_A13	33	Dual-Port Memory Address 13
	10	DPM_A12	32	Dual-Port Memory Address 12
	11	DPM_A11	31	Dual-Port Memory Address 11
	12	DPM_A10	30	Dual-Port Memory Address 10
	13	DPM_A9	29	Dual-Port Memory Address 9
	14	DPM_A8	28	Dual-Port Memory Address 8
	15	DPM_A7	27	Dual-Port Memory Address 7
	16	DPM_A6	26	Dual-Port Memory Address 6
	17	DPM_A5	25	Dual-Port Memory Address 5
	18	DPM_A4	24	Dual-Port Memory Address 4
	19	DPM_A3	23	Dual-Port Memory Address 3
	20	DPM_A2	22	Dual-Port Memory Address 2
	21	DPM_A1	21	Dual-Port Memory Address 1
	22	DPM_A0	20	Dual-Port Memory Address 0
	23	DPM_D15	17	Dual-Port Memory Data 15
	24	DPM_D14	16	Dual-Port Memory Data 14
	25	DPM_D13	15	Dual-Port Memory Data 13
	26	DPM_D12	14	Dual-Port Memory Data 12
	27	DPM_D11 SPM_CLK	13	Dual-Port Memory Data 11 Serial-Host-Memory SPI_CLK
	28	DPM_D10 SPM_CSn	12	Dual-Port Memory Data 10 Serial-Host Memory SPI_CSn
	29	DPM_D9 SPM_MOSI	11	Dual-Port-Memory Data 0 Serial-Host Memory SPI_MOSI
	30	DPM_D8 SPM_MISO	10	Dual-Port Memory Data 8 Serial-Host Memory SPI_MISO
	31	DPM_D7	9	Dual-Port Memory Data 7
	32	DPM_D6	8	Dual-Port Memory Data 6
	33	DPM_D5	7	Dual-Port Memory Data 5
	34	DPM_D4	6	Dual-Port Memory Data 4
	35	DPM_D3	5	Dual-Port Memory Data 3
	36	DPM_D2	4	Dual-Port Memory Data 2
	37	DPM_D1	3	Dual-Port Memory Data 1

X2	Pin	Signal	Pin (chip carrier)	Description
	38	DPM_D0	2	Dual-Port Memory Data 0
	39	+3V3		+3.3V Power Supply
	40	GND		Ground

Table 34: Pin assignment X2

Position 14 in Figure 16 on page 39 or Figure 17 on page 43.

7.4.3 SYNC, serial (UART) and GPIO measuring pins (X4)

X4	Pin	Signal	Pin (chip carrier)	Description
SYNC0	1	UART_RxD	42	UART Receive Data
SYNC1	2	UART_TxD	43	UART Transmit Data
GPIO	3	GPIO	66	General Purpose In- / Output
GND	4	GND	-	Ground

Table 35: Pin Assignment X4

Position 8 in Figure 16 on page 39 respectively Figure 17 on page 43.

7.4.4 Host interface mode (X5)

X5	Pin	Signal	Pin (chip carrier)	Description
<p>Host Mode</p>	1	Low		via 2.2 kΩ to GND
	2	Low		via 2.2 kΩ to GND
	3	DPM_STRQ	40	
	4	DPM_DIRQ	39	
	5			open
	6			open

Table 36: Pin Assignment X5

Position **9** in Figure 16 on page 39 or Figure 17 on page 43.


Set host interface

Use a jumper to set the host interface mode. The mode is read during the start-up phase. If parallel dual-port memory mode is set, then the data width of 8 or 16 bit has to be selected.

X5	Host Interface Mode	Jumper Position
	Serial dual-port memory mode	Jumper from pin 2 to 4.
	Parallel dual-port memory mode 16 bit	Jumper from pin 4 to 6 and jumper from pin 1 to 3.
	Parallel dual-port memory mode 8 bit	Jumper from pin 4 to 6 and jumper from pin 3 to 5.

Table 37: Jumper position to set host interface mode

7.4.5 USB interface (X6)

mini USB jack	Pin USB	Signal	Pin Device	Description
	1			
	2	D-	44	Data -; has to be protected with a 22 Ω resistor.
	3	D+	45	Data +; has to be protected with a 22 Ω resistor.
	4			
	5	GND		Ground

Position **7** in Figure 16 on page 39 respectively Figure 17 on page 43.

7.4.6 JTAG connector (X11)


X5	Pin	Signal
	1	+3.3 V
	2	BSCAN_TRST#
	3	JT_TCK
	4	JT_TDO
	5	JT_TD1
	6	JT_TMS
	7	JT_TRSTN
	8	GND

Table 38: Pin assignment JTAG connector

NXAC-JTAG Interface:

Connector: SEK-18 SV MA LP STR29 20P PL3 to film

Dimensions: 43.2 x 43.2 mm

Interface not isolated

Order Number: 2400.000




Figure 18: NXAC-JTAG foil adapter





Figure 19: NXAC-JTAG schematics

7.4.7 Power supply (X100)

The Evaluation board has to be supplied by DC. VIN is from 18 V to 30 V. The typical supply voltage is 24 V.



Pin	Description
1	GND Ground
2	VIN 18 - 30 V DC

The evaluation board supplies the netRAPID device with 3.3 V operating voltage.

Position **10** in Figure 16 on page 39 respectively Figure 17 on page 43.

The connection for the power supply is suitable for the power supply **NXAC-Power**.

The power supply NXAC-POWER has the following technical data:


NXAC-POWER	Value
Part number	7930.000
Input	100-240 V ~0,4 A (47-63 Hz)
Output	24 V / 0,625 A, short-circuit-proof
Cable length	1,8 m
Connector	With barrel connector, sizes in mm  Figure 20: Sizes of barrel connector NXAC-POWER

Table 39: Technical data power supply NXAC-POWER

8 Technical data

8.1 CC-Link

8.1.1 netRAPID Chip Carrier NRP 10-CCS

NRP 10-CCS	Parameter	Value
Device identification	Part number	7650.740
Communication interface	Field bus	CC-Link Slave
CC-Link Interface	Transmission rate	156 kBit/s, 625 kBit/s, 2500 kBit/s, 5 MBit/s, 10 MBit/s
	Interface Type	RS-485
	Galvanic Isolation	optically isolated
Communication controller	Type	netX 10
Memory	FLASH	4 MB serial Flash EPROM
Host interface	Type	Parallel Dual-port memory or serial Dual-port memory (SPI)
	Dual-port memory size	16 KB (14 address lines), where 8 KB used by firmware (13 address lines, lowest 8 KB)
	Data width (parallel)	8 or 16 bit
	Serial dual-port memory interface	SPI Slave, mode 3 (CPOL = 1, CPHA = 1)
	Serial transmission rate	Max. 50 MHz
	Connector Type	76-pin solder contacts 1 mm with 1.5 mm grid
Diagnostic Interface	USB	Signals at chip carrier (supported by standard firmware) Available only if integrated in host system
	UART	RXD, TXD signals at chip carrier (not supported by standard firmware)
Display	LED Display	Signals at chip carrier SYS System Status L RUN/L ERR Communication status
Power supply	Voltage	+3.3 V ± 5 % DC
	Current at 3.3 V (typ.)	360 mA
	Current at 3.3 V (max.)	710 mA
	Power Consumption (typ.)	1.2 W
Signal lines	Voltage of IO signal lines	+3.3 V ± 5 %
Environmental conditions	Ambient temperature range for operation	0 ... +70 °C
	Air flow	0.5 m/s
Dimensions	L x W x H	32 x 32 x 4 mm
Weight	Weight	approx. 4 g

Table 40: Technical data NRP 10-CCS

8.1.2 Evaluation Board NRPEB-CCS

NRPEB-CCS	Parameter	Value
Device identification	Part number	7600.740
Field bus	Interface	CC-Link Slave
	Connector	Combicon 5-pin , male connector
Host interface	Type	Parallel dual-port memory or serial dual-port memory (SPI)
	Connector Type	68-pin (X1) or 40-pin (X2)
Diagnostic Interface	USB	Mini-B USB
	UART	Pin header
Display	LED	SYS System Status
		COM0, COM1 Communication status
		GPIO Status
Operating elements	Buttons	Reset push button Serial boot mode push button
	Switch	Baud rate switch Address switch (*1) Address switch (*10)
Power supply	Voltage	24 V ± 6 V DC
	Current at 24 V (typ.)	55 mA
	Power Consumption	1.3 W (at 24 V)
Signal lines	Voltage of IO signal lines	+3.3 V ± 5 %
Environmental conditions	Ambient temperature range for operation	0 ... +70 °C
	Air flow	0.5 m/s
Dimensions	(L x W x H)	100 x 65 x 12 mm
Weight	Weight	approx. 45 g

Table 41: Technical data Evaluation Board NRPEB-CCS

8.2 PROFIBUS DP Slave

8.2.1 netRAPID Chip Carrier NRP 10-DPS

NRP 10-DPS	Parameter	Value
Device identification	Part number	7650.420
Communication controller	Type	netX 10
Memory	FLASH	4 MB serial Flash EPROM
Communication interface	Field bus	PROFIBUS DP Slave
PROFIBUS Interface	Transmission rate	9,6 kBit/s, 19,2 kBit/s, 31,25 kBit/s, 45,45 kBit/s, 93,75 kBit/s, 187,5 kBit/s, 500 kBit/s, 1,5 MBit/s, 3 MBit/s, 6 MBit/s, 12 MBit/s
	Interface Type	RS-485
	Galvanic Isolation	Isolated
Host interface	Type	Parallel Dual-port memory or serial Dual-port memory (SPI)
	Dual-port memory size	16 KB (14 address lines), where 8 KB used by firmware (13 address lines, lowest 8 KB)
	Data width (parallel)	8 or 16 bit
	Serial dual-port memory interface	SPI Slave, mode 3 (CPOL = 1, CPHA = 1)
	Serial transmission rate	Max. 50 MHz
	Connector Type	76-pin solder contacts 1 mm with 1.5 mm grid
Diagnostic Interface	USB	Signals at chip carrier (supported by standard firmware) Available only if integrated in host system
	UART	RXD, TXD signals at chip carrier (not supported by standard firmware)
Display	LED Display	Signals at chip carrier SYS system status COM communication status
Power supply	Voltage	+3.3 V ± 5 % DC
	Current at 3.3 V (typ.)	290 mA
	Current at 3.3 V (max.)	790 mA
	Power Consumption	1 W
Signal lines	Voltage of IO signal lines	+3.3 V ± 5 %
Environmental conditions	Ambient temperature range for operation	-20 ... +70 °C
	Air flow	0.5 m/s
Dimensions	L x W x H	32 x 32 x 4 mm
Weight	Weight	approx. 3 g

Table 42: Technical data NRP 10-DPS

8.2.2 Evaluation Board NRPEB-DPS

NRPEB-DPS	Parameter	Value
Device identification	Part number	7600.420
Field bus	Interface	PROFIBUS DP Slave
	Connector	D-Sub 9-pin, female
Host interface	Type	Parallel dual-port memory or serial dual-port memory (SPI)
	Connector Type	68-pin (X1) or 40-pin (X2)
Diagnostic Interface	USB	Mini-B USB
	UART	Pin header
Display	LED	SYS system status
		COM0, COM1 communication status
		GPIO status
Operating elements	Buttons	Reset push button Serial boot mode push button
	Switch	Address switch (*1) Address switch (*10)
Power supply	Voltage	24 V ± 6 V DC
	Current at 24 V (typ.)	45 mA
	Power Consumption	1.1 W (at 24 V)
Signal lines	Voltage of IO signal lines	+3.3 V ± 5 %
Environmental conditions	Ambient temperature range for operation	-20 ... +70 °C
	Air flow	0.5 m/s
Dimensions	L x W x H	100 x 65 x 12 mm
Weight	Weight	approx. 45 g

Table 43: Technical data NRPEB-DPS

8.3 Real-Time Ethernet

8.3.1 netRAPID Chip Carrier NRP 52-RE

NRP 52-RE	Parameter	Value
Device identification	Part number	7670.100
Communication controller	Type	netX 52
Integrated memory	FLASH	4 MB serial Flash EPROM
Ethernet interface	Transmission rate	100 MBit/s 10 MBit/s (depending on loaded firmware)
	Half duplex/Full duplex	supported (at 100 MBit/s)
	Auto-Negotiation	depending on loaded firmware
	Auto-Crossover	depending on loaded firmware
	Galvanic Isolation	Isolated
Host interface	Type	Parallel Dual-port memory or serial Dual-port memory (SPI)
	Dual-port memory size	16 KB (14 address lines)
	Data width (parallel)	8 or 16 bit
	Serial dual-port memory interface	SPI Slave, mode 3 (CPOL = 1, CPHA = 1)
	Serial transmission rate	Max. 50 MHz
	Connector Type	76-pin solder contacts 1 mm with 1.5 mm grid
Diagnostic Interface	UART	RXD, TXD (depending on loaded firmware)
	USB	Yes
Display	LED Display	Signals at chip carrier SYS system status COM0, COM1 communication status Link0, Link1 Activity0, Activity1
Power supply	Voltage	+3.3 V ± 5 % DC
	Current at 3.3 V (typ.)	520 mA
	Current at 3.3 V (max.)	600 mA
	Power Consumption (typ.)	1.8 W
Signal lines	Voltage of IO signal lines	+3.3 V ± 5 %
Environmental conditions	Ambient temperature range for operation	-20 ... +70 °C
	Air flow	0.5 m/s
Dimensions (L x W x H)		32 x 32 x 4 mm
Weight	Weight	approx. 4 g

Table 44: Technical data NRP 52-RE

8.3.2 Evaluation Board NRPEB-RE2

NRPEB-RE2	Parameter	Value
Device identification	Part number	7600.200
Ethernet interface	Connector	2x RJ45
Host interface	Type	Parallel dual-port memory or serial dual-port memory (SPI)
	Connector Type	68-pin (X1) or 40-pin (X2)
Diagnostic Interface	USB	Mini-B USB
	UART	Pin header
Display	LED Display	SYS System Status
		COM0, COM1 Communication status
		GPIO Status (not supported by standard firmware)
Operating elements	Buttons	Reset push button S-Boot push button
	Switch	Address switch (*1) Address switch (*10) (not supported by standard firmware)
Power supply	Voltage	24 V ± 6 V DC
	Current at 24 V (typ.)	100 mA
	Power Consumption (typ.)	2.4 W
Signal lines	Voltage of IO signal lines	+3.3 V ± 5 %
Environmental conditions	Ambient temperature range for operation	-20 ... +70 °C
	Air flow	0.5 m/s
Dimensions	L x W x H	100 x 65 x 18 mm
Weight	Weight	approx. 45 g

Table 45: Technical data NRPEB-RE2

8.4 Signals

Input / Output	Min.	Typ.	Max.	Unit
Binary input DI				
V_{IH}	2.0	3.3	3.6	V
V_{IL}	0		0.8	V
I_{II}			10	μA
Binary output DO	Notice: Outputs are not overload protected!			
V_{OH}	2.4		$V_{CC}-0.1 V$	V
I_{OH}			6	mA

Table 46: Technical data signals

9 Schematics

9.1 Overview

This chapter contains the schematics of the Evaluation Boards. The schematics are an example for the host system. The host CPU, which is a standard PC, is connected via a PC adapter card to the host interface connector (X1).

Function	NRPEB-CCS NRPEB-DPS	NRPEB-RE2
Host interface	Page 62	Page 64
Host mode setting		
Communication interface		
USB diagnostic interface		
SYNC interface and UART diagnostic interface		
Input 2x 4 bit (address switch)		
Input 1x 4 bit (baud rate switch)		
Output 1 bit GPIO		
LED		
Reset		
S-Boot		
Power supply	Page 63	Page 65

Table 47: Function overview schematics

9.2 NRPEB-CCS and NRPEB-DPS




Figure 21: Schematic NRPEB-CCS and NRPEB-DPS (Part 1)




Figure 22: Schematic NRPEB-CCS and NRPEB-DPS (Part 2)

9.3 NRPEB-RE2




Figure 23: Schematic NRPEB-RE2 (Part 1)




Figure 24: Schematic NRPEB-RE2 (Part 2)

10 Bill of material

10.1 Overview

The following tables contain the parts which are used on the Evaluation Boards. These tables contain the description, type and a manufacturer of the part.

10.2 NRPEB-CCS and NRPEB-DPS

Both Evaluation Boards only differ in the field bus connector and the baud rate switch: Evaluation Board NRPEB-CCS has X50 (CC-Link connector) and S0 (baud rate switch), while NRPEB-DPS has X30 (PROFIBUS connector) but no S0 (baud rate switch).

Reference	Description	#	Type (manufacturer)	Manufacturer
C5 C6 C107	Ceramic capacitor SMD0805	3	35.70.05 10uF 10V SMD0805 X5R 15%	Samsung
C100 C101 C102	Ceramic capacitor SMD1210	3	UMK325C7106KM-L 10uF 50V X7S SMD 1210	Taiyo Yuden
C103 C105	Ceramic capacitor SMD0805	2	31.65.76 100nF 50V SMD 0805 X7R 10%	Samsung
C104	Ceramic capacitor SMD0603	1	31.17.21 C0603 2200pF, 50V, X7R 10%	Samsung
C106	Ceramic capacitor SMD0603	1	32.91.65 100nF 50V SMD 0603 X7R 10%	Samsung
C108	Ceramic capacitor SMD0805	1	0805W226M6R3NT 22uF 6.3V X5R SMD0805	Novacap
L100	Storage throttle SMD	1	274489169843 CDRH8D43NP-100NC	Sumida
LP1	LED light pipe 4x angled	1	1296.1004	Mentor
N100	Switching regulators step down	1	MIC2198YML-TR MIC2198YML-TR	Micrel
R1 R2 R8 R9	Resistor SMD 0603 1%	4	6900422 RC0603 FR-07 560R 1%	Yageo
R3	Resistor SMD 0603	1	31.30.66 390R, 1%, 63mW, SMD0603, TK100	Samsung
R4 R5	Resistor SMD 0603	2	31.30.41 22R, 1%, 63mW, SMD0603	Samsung
R10 R11 R12 R102	Resistor SMD 0603	4	31.30.29 1K5, 1%, 63mW, SMD0603, TK100	Samsung
R13 R15	Resistor SMD 0603	2	31.30.45 270R, 1%, 63mW, SMD0603, TK100	Samsung
R14 R16	Resistor SMD 0603	2	31.30.80 470R 63mW 1% SMD 0603, TK100	Samsung
R17 R18 R100	Resistor SMD 0603	3	34.07.40 2.2K 63mW 1% SMD 0603 TK50	Firstohm
R101	Resistor SMD 0603	1	6950011 RC0603 FR-07 4,7K 1%	Royalohm
R103	Resistor SMD 1206 1%	1	YAGRL1206FR070R018L RL 1206 FR-07 0R018L	Yageo
S1 S2 (NRPEB-DPS)	Rotary code switch BCD angled, SMD	2	COPAL Typ SA-7111TA	Copal

Reference	Description	#	Type (manufacturer)	Manufacturer
S0 S1 S2 (NRPEB-CCS)	Rotary code switch BCD angled, SMD	3	COPAL Typ SA-7111TA	Copal
T1 T2	Push button Tyco	2	FSMSMTR, 1437566-4	Tyco/AMP
V1 V11	LED yellow/green SMD	2	629885 HSMF-C166	Avago
V12 V13	LED red/green SMD	2	HSMF-C165	Avago
V3	Transient Suppressor USB port	1	229011 SN65220DBVT	Texas Instruments
V104 V105	Schottky Diode SMD	2	PMEG4005AEV,115 PMEG4005AEV,115	NXP (Philips)
V106 V107	Transistor MOSFET N channel	2	FDC5612	Fairchild
X1	Plug connector 68-pin	1	12C09-068SB SL-RM1,27- 68pol.(2x34)	Haxel
X2	Multi-pin connector 2*20-pin	1	102.126.040.26	Haxel
X3	Multi-pin connector 1*10-pin	1	101.126.010.016 12.6mm	Haxel
X4	Jumper pin connector 1*4-pin	1	101.113.004.26 11.3mm	Haxel
X5	Jumper pin connector 2*3-pin	1	102.113.006.26 11.3mm	Haxel
X6	Mini-USB female 5-pin, angled SMD	1	USB MINI-B SMT MOLEX 675031020	Molex
X11	Foil connector	1	08FLZ-RSM2-TB(LF)(SN)	JST
X30 (NRPEB-DPS)	D-Sub socket 9-pin	1	618 009 231 321	Würth
X50 (NRPEB-CCS)	COMBICON 5-pin socket	1	1748222 MSTBA2,5/5-G-5,08-AU	Phoenix Contact
X50 (NRPEB-CCS)	COMBICON 5-pin plug	1	COMBICON 5-pin plug	Phoenix Contact
X100	Power supply chassis socket	1	Lumberg Typ 1613 13	Lumberg

Table 48: Bill of material for NRPEB-CCS or NRPEB-DPS

10.3 NRPEB-RE2

Reference	Description	#	Type (manufacturer)	Manufacturer
C1	Ceramic capacitor SMD1808	1	1808J2K00222KXT 2.2nF 2KV 10% SMD 1808 X7R	Syfer
C5 C6 C107	Ceramic capacitor SMD0805	3	35.70.05 10uF 10V SMD0805 X5R 15%	Samsung
C100 C101 C102	Ceramic capacitor SMD1210	3	UMK325C7106KM-L 10uF 50V X7S SMD 1210	Taiyo Yuden
C103 C105	Ceramic capacitor SMD0805	2	31.65.76 100nF 50V SMD 0805 X7R 10%	Samsung
C104	Ceramic capacitor SMD0603	1	31.17.21 C0603 2200pF, 50V, X7R 10%	Samsung
C106	Ceramic capacitor SMD0603	1	32.91.65 100nF 50V SMD 0603 X7R 10%	Samsung
C108	Ceramic capacitor SMD0805	1	0805W226M6R3NT 22uF 6.3V X5R SMD0805	Novacap
C109	Tantal capacitor SMD_D Low ESR	1	T495D107K010ATE100 100uF 10V SMD_D Low ESR	Kemet
L100	Storage throttle SMD	1	274489169843 CDRH8D43NP-100NC	Sumida
LP1	LED light pipe 4x angled	1	1296.1004	Mentor
N100	Switching regulators step down	1	MIC2199YML TR	Micrel
R1 R2 R8 R9	Resistor SMD 0603 1%	4	6900422 RC0603 FR-07 560R 1%	Yageo
R3	Resistor SMD 0603	1	31.30.66 390R, 1%, 63mW, SMD0603, TK100	Samsung
R4 R5	Resistor SMD 0603	2	31.30.41 22R, 1%, 63mW, SMD0603	Samsung
R6	Resistors network SMD	1	CAY16-750 J4 LF 75R 5% SMD1206	Bourns
R11 R12 R102	Resistor SMD 0603	3	31.30.29 1K5, 1%, 63mW, SMD0603, TK100	Samsung
R13 R15	Resistor SMD 0603	2	31.30.45 270R, 1%, 63mW, SMD0603, TK100	Samsung
R14 R16	Resistor SMD 0603	2	31.30.80 470R 63mW 1% SMD 0603, TK100	Samsung
R17 R18 R100	Resistor SMD 0603	3	34.07.40 2.2K 63mW 1% SMD 0603 TK50	Firstohm
R101	Resistor SMD 0603	1	6950011 RC0603 FR-07 4,7K 1%	Royalohm
R103	Resistor SMD 1206 1%	1	YAGRL1206FR070R018L RL 1206 FR-07 0R018L	Yageo
S1 S2	Rotary code switch BCD angled, SMD	2	COPAL Typ SA-7111TA	Copal
T1 T2	Push button Tyco	2	FSMSMTR, 1437566-4	Tyco/AMP
V1 V11	LED yellow/green SMD	2	629885 HSMF-C166	Avago
V12 V13	LED red/green SMD	2	HSMF-C165	Avago
V3	Transient suppressor USB port	1	229011 SN65220DBVT	Texas Instruments
V104 V105	Schottky Diode SMD	2	PMEG4005AEV,115 PMEG4005AEV,115	NXP (Philips)
V106 V107	Transistor MOSFET N channel	2	FDC5612	Fairchild
X1	Plug connector 68-pin	1	12C09-068SB SL-RM1,27-68pol.(2x34)	Haxel
X2	Multi-pin connector 2*20-pin	1	102.126.040.26	Haxel
X4	Jumper pin connector 1*4-pin	1	101.113.004.26 11.3mm	Haxel
X5	Jumper pin connector 2*3-pin	1	102.113.006.26 11.3mm	Haxel
X6	Mini-USB female 5-pin, angled SMD	1	USB MINI-B SMT MOLEX 675031020	Molex

Reference	Description	#	Type (manufacturer)	Manufacturer
X11	Foil connector	1	08FLZ-RSM2-TB(LF)(SN)	JST
X50	RJ45 socket 8-pin 2-ports shielded 2xLED	1	278406 RJHSE-5381-02	Amphenol
X100	Power supply chassis socket	1	Lumberg Typ 1613 13	Lumberg

Table 49: Bill of material for NRPEB-RE2

11 Appendix

11.1 List of tables

Table 1: List of revisions.....	4
Table 2: Product overview.....	8
Table 3: Interface and standard functions overview.....	9
Table 4: Pin assignment.....	19
Table 5: Symbols of pin assignment.....	19
Table 6: Possibilities for usage of dual-port memory.....	22
Table 7: Function table of the 16-bit decode logic.....	23
Table 8: Symbols for netRAPID timing diagram for read and write access.....	25
Table 9: Pin assignment of USB interface.....	27
Table 10: Pin assignment to serial interface (UART).....	28
Table 11: Pin assignment CC-Link interface of NRP 10-CCS.....	30
Table 12: Pin assignment LEDs (NRP 10-CCS).....	30
Table 13: Pin assignment address switch and baud rate switch (NRP 10-CCS).....	31
Table 14: Pin assignment PROFIBUS DP interface of NRP 10-DPS.....	33
Table 15: Pin assignment LEDs (NRP 10-CCS).....	33
Table 16: Pin assignment address switch (NRP 10-DPS).....	34
Table 17: Pin assignment Ethernet interface of NRP 52-RE.....	36
Table 18: Pin assignment LEDs (NRP 52-RE).....	36
Table 19: Pin assignment address switch (NRP 52-RE).....	37
Table 20: Pin assignment to SYNC interface.....	38
Table 21: Meaning of the SYNC signals.....	38
Table 22: Positions of NRPEB-CCS and NRPEB-DPS.....	40
Table 23: Pin assignment fieldbus interface X3.....	40
Table 24: PROFIBUS RS-485 pin assignment.....	40
Table 25: CC-Link pin assignment.....	41
Table 26: Description of the address and baud rate switch.....	41
Table 27: Value range for station address depending on number of stations.....	41
Table 28: Meaning of the address switch (PROFIBUS DP).....	42
Table 29: Positions on NRPEB-RE2.....	44
Table 30: Ethernet RJ45 pin assignment.....	44
Table 31: Reset button T1.....	45
Table 32: S-Boot button T2.....	45
Table 33: Pin assignment X1.....	47
Table 34: Pin assignment X2.....	49
Table 35: Pin Assignment X4.....	49
Table 36: Pin Assignment X5.....	50
Table 37: Jumper position to set host interface mode.....	50
Table 38: Pin assignment JTAG connector.....	52
Table 39: Technical data power supply NXAC-POWER.....	53
Table 40: Technical data NRP 10-CCS.....	54
Table 41: Technical data Evaluation Board NRPEB-CCS.....	55
Table 42: Technical data NRP 10-DPS.....	56
Table 43: Technical data NRPEB-DPS.....	57
Table 44: Technical data NRP 52-RE.....	58
Table 45: Technical data NRPEB-RE2.....	59
Table 46: Technical data signals.....	60
Table 47: Function overview schematics.....	61
Table 48: Bill of material for NRPEB-CCS or NRPEB-DPS.....	67
Table 49: Bill of material for NRPEB-RE2.....	69

11.2 List of figures

Figure 1: Evaluation Board, 3 pcs. netRAPID and Evaluation DVD with software tools	7
Figure 2: netRAPID tray containing 24 pcs. for series production	8
Figure 3: NRP 10-CCS block diagram.....	10
Figure 4: NRP 10-DPS block diagram.....	10
Figure 5: NRP 52-RE block diagram	11
Figure 6: Footprint NRP 10	12
Figure 7: Footprint NRP 52	13
Figure 8: Thermal profile for reflow soldering	15
Figure 9: Matrix label.....	16
Figure 10: Timing diagram for read access	24
Figure 11: Timing diagram for write access.....	24
Figure 12: Serial dual-port memory interface	26
Figure 13: NRP 10-CCS connections overview.....	29
Figure 14: NRP 10-DPS connections overview.....	32
Figure 15: NRP 52-RE connections overview	35
Figure 16: Evaluation Board NRPEB-CCS and NRPEB-DPS	39
Figure 17: Evaluation Board NRPEB-RE2	43
Figure 18: NXAC-JTAG foil adapter	52
Figure 19: NXAC-JTAG schematics.....	52
Figure 20: Sizes of barrel connector NXAC-POWER.....	53
Figure 21: Schematic NRPEB-CCS and NRPEB-DPS (Part 1).....	62
Figure 22: Schematic NRPEB-CCS and NRPEB-DPS (Part 2).....	63
Figure 23: Schematic NRPEB-RE2 (Part 1).....	64
Figure 24: Schematic NRPEB-RE2 (Part 2).....	65

11.3 Contacts

Headquarters

Germany

Hilscher Gesellschaft für
Systemautomation mbH
Rheinstrasse 15
65795 Hattersheim
Phone: +49 (0) 6190 9907-0
Fax: +49 (0) 6190 9907-50
E-Mail: info@hilscher.com

Support

Phone: +49 (0) 6190 9907-99
E-Mail: de.support@hilscher.com

Subsidiaries

China

Hilscher Systemautomation (Shanghai) Co. Ltd.
200010 Shanghai
Phone: +86 (0) 21-6355-5161
E-Mail: info@hilscher.cn

Support

Phone: +86 (0) 21-6355-5161
E-Mail: cn.support@hilscher.com

France

Hilscher France S.a.r.l.
69500 Bron
Phone: +33 (0) 4 72 37 98 40
E-Mail: info@hilscher.fr

Support

Phone: +33 (0) 4 72 37 98 40
E-Mail: fr.support@hilscher.com

India

Hilscher India Pvt. Ltd.
Pune, Delhi, Mumbai
Phone: +91 8888 750 777
E-Mail: info@hilscher.in

Italy

Hilscher Italia S.r.l.
20090 Vimodrone (MI)
Phone: +39 02 25007068
E-Mail: info@hilscher.it

Support

Phone: +39 02 25007068
E-Mail: it.support@hilscher.com

Japan

Hilscher Japan KK
Tokyo, 160-0022
Phone: +81 (0) 3-5362-0521
E-Mail: info@hilscher.jp

Support

Phone: +81 (0) 3-5362-0521
E-Mail: jp.support@hilscher.com

Korea

Hilscher Korea Inc.
Seongnam, Gyeonggi, 463-400
Phone: +82 (0) 31-789-3715
E-Mail: info@hilscher.kr

Switzerland

Hilscher Swiss GmbH
4500 Solothurn
Phone: +41 (0) 32 623 6633
E-Mail: info@hilscher.ch

Support

Phone: +49 (0) 6190 9907-99
E-Mail: ch.support@hilscher.com

USA

Hilscher North America, Inc.
Lisle, IL 60532
Phone: +1 630-505-5301
E-Mail: info@hilscher.us

Support

Phone: +1 630-505-5301
E-Mail: us.support@hilscher.com