MI801

Intel® Pineview-D +ICH8M Mini-ITX Motherboard

USER'S MANUAL

Version 1.1

Acknowledgments

AMI BIOS is a trademark of American Megatrends Inc. PS/2 is a trademark of International Business Machines Corporation.

Intel and Luna-Pier are registered trademarks of Intel Corporation.

Microsoft Windows is a registered trademark of Microsoft Corporation.

Winbond is a registered trademark of Winbond Electronics Corporation.

All other product names or trademarks are properties of their respective owners.

Table of Contents

Introduction	1
Checklist	3
Installations	
Installing the Memory Setting the Jumpers Connectors on MI801	7
BIOS Setup	19
Drivers Installation	39
Appendix	47
A. I/O Port Address Map	47
B. Interrupt Request Lines (IRQ)	
C. Watchdog Timer Configuration	
D. Digital I/O Sample Code	54

This page is intentionally left blank.

Introduction



MI801F Mini ITX Motherboard



MI801/MI801F Edge Connectors

Checklist


Your MI801 package should include the items listed below.


- The MI801 Mini-ITX motherboard
- This User's Manual
- 1 CD containing chipset drivers and flash memory utility
- Cable kit (USB, Serial port, Serial ATA)

MI801 Specifications

Form Factor	Mini-ITX
CPU Type	Intel® Atom D525 processor (45nm Technology)
0.0.700	22mm x 22mm, Micro-FCBGA8 (13W)
CPU Speed	1.8GHz / 1MB L2 cache
BIOS	AMI BIOS, support ACPI Function
Chipset	ICH8M: 31mm x 31mm, 676-pin T-PBGA (2.4W)
Memory	DDR3-800MHz
Memory	SO-DIMM x 1 (w/o ECC), Max. 4GB , Single channel
VGA	Intel® Integrated Graphics Controller (GMA3150)
	Luna Pier Refresh supports DirectX 9 Graphic (400MHz)
	VGA x 1
LVDS	18-bit one channels LVDS interface w/DF13 socket x1 [MI801F]
LAN	Realtek 8111E x 1
USB	ICH8M built-in USB 2.0 host controller, support 8 ports
Serial ATA Ports	ICH8M built-in SATA controller, supports 2 ports
Parallel IDE	ICH8M built-in one channel Ultra DMA 33/66/100, for CF Type II
	[MI801F]
Audio	ICH8M built-in audio controller w/ Realtek ALC662 Codec
1.00.1/0	Supports 5.1 CH audio (Line-out, Line-in & Microphone)
LPC I/O	Winbond W83627 <u>U</u> HG-P:
	COM1 (RS232/422/485) for MI801F / COM1 (RS232 only) for MI801
	COM2 ~COM4 (RS232 only) Hardware monitor (2 thermal inputs, 4 voltage monitor inputs,
	VID0-4 & 1 x Fan Header)
Digital IO	4 in & 4 out
Keyboard/Mouse	Yes
Connector	1.00
Expansion Slots	PCI slot x 1
	PCI-Express (1x) slot x1[MI801F]
	Mini PCI-e x 1 [MI801F]
	** Total 3 x mounting holes for full-sized(x2) & half-sized (x1)
Edge Connector	PS/2 KB+MS stack connector x 1
[MI801 default]	DB15 connector x 1 for VGA
	DB9 connector x1 for COM#1
	Dual USB stack connector x 1 for USB 1~ 2 Dual USB + RJ45 x1 for USB 3/4 + LAN
	Audio 3-port connector x 1 (Line-out, Line-in, MIC)
Onboard	2x4 pins header x 2 for 4 USB ports
Header/Connector	2x6 pins header x1 for front audio
rieader/Connector	DF11 type 10 pins box header x 1 for COM # 2
	DF11 type 20 pins box header x 1 for COM #3 & COM #4
	2x5 pins header x 1 for Digital I/O
	DF13 box header x 1 for LVDS [MI801F]
	CF type II connector x 1 @ component side [MI801F]
Watchdog Timer	Yes (256 segments, 0, 1, 2255 sec/min)
Power Connector	ATX (20-pins)
Others	CPU cooler for D525 included
RoHS	Yes
Board Size	170mm x 170mm

Board Dimensions





Installations

This section provides information on how to use the jumpers and connectors on the MI801 in order to set up a workable system. The topics covered are:

Installing the Memory	6
Setting the Jumpers	
Connectors on MI801	11

Installing the Memory

The MI801 board supports one DDR3-800 memory.


Remarks:

D525 supports SO-DIMM x 1 (w/o ECC), Max. 4GB, Single channel

Installing and Removing Memory Modules

To install the DDR3 modules, locate the memory slot on the board and perform the following steps:

- 1. Hold the DDR3 module so that the key of the DDR3 module aligns with that on the memory slot. Insert the module into the socket at a slight angle (approximately 30 degrees). Note that the socket and module are both keyed, which means that the module can be installed only in one direction.
- To seat the memory module into the socket, apply firm and even pressure to each end of the module until you feel it slip down into the socket.
- With the module properly seated in the socket, rotate the module downward. Continue pressing downward until the clips at each end lock into position.
- 4. To remove the DDR3 module, press the clips with both hands.




Setting the Jumpers

Jumpers are used on MI801 to select various settings and features according to your needs and applications. Contact your supplier if you have doubts about the best configuration for your needs. The following lists the connectors on MI801 and their respective functions.

Jumper Locations on MI801	8
JP1: LCD Brightness Control Signal Level [MI801F]	9
JP2: LCD Panel Power Selection [MI801F]	9
JP4, JP6, JP7: RS232/422/485 (COM1) Selection[MI801F]	9
JP5: COM2 RS232 RI/+5V/+12V Power Setting	9
JP8: Clear CMOS Setting	10

Jumper Locations on MI801



Jumper Locations on MI801	Page
JP1: LCD Brightness Control Signal Level[MI801F]	
JP2: LCD Panel Power Selection [MI801F]	9
JP4, JP6, JP7: RS232/422/485 (COM1) Selection[MI801F]	
JP5: COM2 RS232 RI/+5V/+12V Power Setting	9
JP8: Clear CMOS Setting	

JP1: LCD Brightness Control Signal Level [MI801F]

JP1	Setting	Panel Voltage
	Open	3.3V level
	Close	5V level

JP2: LCD Panel Power Selection[MI801F]

JP2	LCD Panel Power
123	3.3V
123	5V

JP4, JP6, JP7: RS232/422/485 (COM1) Selection [MI801F]

2	4	6
1	3	5

,			
COM1 Function	RS-232	RS-422	RS-485
	JP4:	JP4:	JP4:
	1-2	3-4	5-6
Jumper			
Setting	JP6:	JP6:	JP6:
(Pin closed)	3-5 & 4-6	1-3 & 2-4	1-3 & 2-4
	JP7:	JP7:	JP7:
	3-5 & 4-6	1-3 & 2-4	1-3 & 2-4

JP5: COM2 RS232 RI/+5V/+12V Power Setting

JP5	Setting	Function
	Pin 1-2	
1 🗆 🗆 2	Short/Closed	+12V
	Pin 3-4	
5 0 0 6	Short/Closed	RI
	Pin 5-6	
	Short/Closed	+5V

JP8: Clear CMOS Setting

JP8	Setting
123	Normal
123	Clear CMOS


Connectors on MI801


The connectors on MI801 allows you to connect external devices such as keyboard, floppy disk drives, hard disk drives, printers, etc. The following table lists the connectors on MI801 and their respective functions.

Connector Locations on MI801	12
CN1: PS/2 Keyboard and PS/2 Mouse Connectors	13
CN3: COM1	13
CN2: VGA Connector	14
USB1: USB1/2 Ports	14
CN6: 10/100/1000 RJ-45 and USB3/4 Ports	14
CN7: Line-in, Line-out & Microphone Connector	14
ATX1: ATX Power Supply Connector	14
J1: LCD Backlight Connector[MI801F]	15
J2: LVDS (18bit) Connector [MI801F]	15
J3: Digital I/O	
J4: DDR3 SO-DIMM	15
J5: COM2/RS232 Serial Port	16
J7: Power LED	16
J8: System Function Connector	16
J9: COM3/RS232, COM4/RS232 Serial Port	17
J10: SPI Flash Connector (factory use only)	17
J11: USB5/USB6 Connector	17
J12: USB7/USB8 Connector	
J13: Compact Flash Connector (option)	18
J14: Audio Connector (DF11 Connector)	18
J15: Mini PCIE Connector [MI801F]	
CN4, CN5: SATA Connectors	18
PCI1: PCI Slot (supports 2 Master)	18
PCIE1: PCIEX1 Slot [MI801F]	18
FAN1: CPU Fan Power Connector	18

Remarks: The connectors which are indicated belong to MI801F will not in MI801.

Connector Locations on MI801





CN1: PS/2 Keyboard and PS/2 Mouse Connectors



PS/2 Mouse




PS/2 Keyboard

Signal Name	Keyboard	Mouse	Signal Name
Keyboard data	1	1	Mouse data
N.C.	2	2	N.C.
GND	3	3	GND
5V	4	4	5V
Keyboard clock	5	5	Mouse clock
N.C.	6	6	N.C.


CN3: COM1 RS232/RS422/RS485 [MI801 only supports RS232]



Pin#	Signal Name		
	RS-232	R2-422	RS-485
1	DCD	TX-	DATA-
2	RX	TX+	DATA+
3	TX	RX+	NC
4	DTR	RX-	NC
5	Ground	Ground	Ground
6	DSR	NC	NC
7	RTS	NC	NC
8	CTS	NC	NC
9	RI	NC	NC
10	NC	NC	NC



CN2: VGA Connector




Signal Name	Pin #	Pin#	Signal Name	
Red	1	2	Green	
Blue	3	4	N.C.	
GND	5	6	GND	
GND	7	8	GND	
N.C.	9	10	GND	
N.C.	11	12	N.C.	
HSYNC	13	14	VSYNC	
NC	15			

USB1: USB1/2 Ports

CN6: 10/100/1000 RJ-45 and USB3/4 Ports

CN7: Line-in, Line-out & Microphone Connector

ATX1: ATX Power Supply Connector



Signal Name	Pin#	Pin #	Signal Name
3.3V	11	1	3.3V
-12V	12	2	3.3V
Ground	13	3	Ground
PS-ON	14	4	+5V
Ground	15	5	Ground
Ground	16	6	+5V
Ground	17	7	Ground
-5V	18	8	Power good
+5V	19	9	5VSB
+5V	20	10	+12V

J1: LCD Backlight Connector[MI801F]



Pin #	Signal Name
1	+12V
2	Backlight Enable
3	Brightness Control
4	Ground

J2: LVDS (18bit) Connector[MI801F]

2	0	0	1
20			19
DF13-20			

rosit, comisotor[imee ii]				
Signal Name	Pin#	Pin#	Signal Name	
TX0-	2	1	TX0+	
Ground	4	3	Ground	
TX1-	6	5	TX1+	
5V/3.3V	8	7	Ground	
NC	10	9	NC	
TX2-	12	11	TX2+	
Ground	14	13	Ground	
TXC-	16	15	TXC+	
5V/3.3V	18	17	ENABKL	
+12V	20	19	+12V	

J3: Digital I/O



Cianal Nama	Pin	Pin	Cional Nama
Signal Name	PIII	PIII	Signal Name
GND	1	2	VCC
OUT3	3	4	OUT1
OUT2	5	6	OUT0
IN3	7	8	IN1
IN2	9	10	IN0

J4: DDR3 SO-DIMM

J5: COM2/RS232 Serial Port

1□ ○ ○ ○ ○9 2○ ○ ○ ○ ○10

Signal Name Pin #		Pin#	Signal Name
DCD, Data carrier detect	1	2	RXD, Receive data
TXD, Transmit data	3	4	DTR, Data terminal ready
GND, ground	5	6	DSR, Data set ready
RTS, Request to send	7	8	CTS, Clear to send
RI, Ring indicator	9	10	Not Used

J7: Power LED

The power LED indicates the status of the main power switch.

	Pin#	Signal Name
	1	Power LED
123	2	No connect
	3	Ground

J8: System Function Connector

			ATX Power On Switch
	Pin	3/4	HDD LED connector
	Pin	5/6	Reset Switch
_	∞ Pin	7/8	+5V and 5VSB signals

ATX Power ON Switch: Pins 1 and 2

This 2-pin connector is an "ATX Power Supply On/Off Switch" on the system that connects to the power switch on the case. When pressed, the power switch will force the system to power on. When pressed again, it will force the system to power off.

Hard Disk Drive LED Connector: Pins 3 and 4

This connector connects to the hard drive activity LED on control panel. This LED will flash when the HDD is being accessed.

Pin #	Signal Name
4	HDD Active
3	+3.3V

Reset Switch: Pins 5 and 6

The reset switch allows the user to reset the system without turning the main power switch off and then on again. Orientation is not required when making a connection to this header.

+5V and 5VSB Signals: Pins 7 and 8

Pin#	Signal Name
7	+5V
8	+5VSB

J9: COM3/RS232, COM4/RS232 Serial Port

	Signal Name	Pin #	Pin #	Signal Name
	DSR3	2	1	DCD3
2 1	RTS3	4	3	RXD3
0 0	CTS3	6	5	TXD3
0 0	RI3	8	7	DTR3
	NA	10	9	Ground
0 0	DSR4	12	11	DCD4
0 0	RTS4	14	13	RXD4
20 19	CTS4	16	15	TXD4
	RI4	18	17	DTR4
	NA	20	19	Ground

J10: SPI Flash Connector (factory use only)

J11: USB5/USB6 Connector



Signal Name	Pin	Pin	Signal Name
Vcc	1	2	Ground
D-	3	4	D+
D+	5	6	D-
Ground	7	8	Vcc

J12: USB7/USB8 Connector



Signal Name	Pin	Pin	Signal Name
Vcc	1	2	Ground
D-	3	4	D+
D+	5	6	D-
Ground	7	8	Vcc

J13: Compact Flash Connector [MI801F]

J14: Audio Connector (DF11 Connector)



Signal Name	Pin #	Pin #	Signal Name
LINEOUT_R	2	1	LINEOUT_L
Ground	4	3	JD_FRONT
LINEIN R	6	5	LINEIN L
Ground	8	7	JD LINEIN
MIC R	10	9	MIC L
Ground	12	11	JD_MIC1

J15: Mini PCIE Connector [MI801F]

CN4, CN5: SATA Connectors

PCI1: PCI Slot (supports 2 Master)

PCIE1: PCIEX1 Slot [MI801F]

FAN1: CPU Fan Power Connector

This is a 3-pin header for system fans. The fan must be a $12V\ (500mA)$.

Г				
١	3	2	1	

Pin#	Signal Name	
1	Ground	
2	+12V	
3	Rotation detection	

BIOS Setup

This chapter describes the different settings available in the AMI (American Megatrends, Inc.) BIOS that comes with the board. The topics covered in this chapter are as follows:

BIOS Introduction	20
BIOS Setup	20
Main BIOS Setup	21
Advanced Settings	
PCIPnP Settings	
Boot Settings	31
Security Settings	33
Advanced Chipset Settings	34
Exit Setup	37
Load Optimal Defaults	37
Load Failsafe Defaults	37

BIOS Introduction

The BIOS (Basic Input/Output System) installed in your computer system's ROM supports Intel processors. The BIOS provides critical low-level support for a standard device such as disk drives, serial ports and parallel ports. It also adds virus and password protection as well as special support for detailed fine-tuning of the chipset controlling the entire system.

BIOS Setup

The BIOS provides a Setup utility program for specifying the system configurations and settings. The BIOS ROM of the system stores the Setup utility. When you turn on the computer, the BIOS is immediately activated. Pressing the key immediately allows you to enter the Setup utility. If you are a little bit late pressing the key, POST (Power On Self Test) will continue with its test routines, thus preventing you from invoking the Setup. If you still wish to enter Setup, restart the system by pressing the "Reset" button or simultaneously pressing the <Ctrl>, <Alt> and <Delete> keys. You can also restart by turning the system Off and back On again. The following message will appear on the screen:

Press to Enter Setup

In general, you press the arrow keys to highlight items, <Enter> to select, the <PgUp> and <PgDn> keys to change entries, <F1> for help and <Esc> to quit.

When you enter the Setup utility, the Main Menu screen will appear on the screen. The Main Menu allows you to select from various setup functions and exit choices.

Main BIOS Setup

This setup allows you to record some basic hardware configurations in your computer system and set the system clock.

BIOS SETUP UTILITY

Main	Advanced	PCIPnP	Boot	Security	y Chipset Exit
Systen	n Overview				Use[ENTER], [TAB] or [SHIFT-TAB] to select a field.
Processo	or				Scient a ricia.
` '	Atom (TM) CPU I : 1666MHz : 1	1450	@ 1.66GHz		Use [+] or [-] to configure system Time.
System I	-				<- Select Screen
System 1	Гіте		[17:00:00]		↑↓ Select Item+- Change Field
System D	ate		[Fri 12/18/2009]		Tab Select Field
					F1 General Help
					F10 Save and Exit
					ESC Exit

Note:

If the system cannot boot after making and saving system changes with Setup, the AMI BIOS supports an override to the CMOS settings that resets your system to its default.

Warning: It is strongly recommended that you avoid making any changes to the chipset defaults. These defaults have been carefully chosen by both AMI and your system manufacturer to provide the absolute maximum performance and reliability. Changing the defaults could cause the system to become unstable and crash in some cases.

Advanced Settings

This section allows you to configure and improve your system and allows you to set up some system features according to your preference.

BIOS SETUP UTILITY

Main Advanced	PCIPnP	Boot	Secu	rity	Chipset	Exit
Advanced Settings				Config	jure CPU.	
WARNING: Setting wrong may cause s	-					
 ► CPU Configurations ► IDE Configuration ► Super IO Configuration ► Hardware Health Configuration ► ACPI Configuration ► AHCI Configuration ► APM Configuration ► USB Configuration 	tion			↑↓ S Enter	General He Gave and E	Sub Screen

The Advanced BIOS Settings contains the following sections:

- ► CPU Configurations
- ▶ IDE Configuration
- ► Super IO Configuration
- ► Hardware Health Configuration
- ► ACPI Configuration
- ► AHCI Configuration
- ► APM Configuration
- ► USB Configuration

The fields in each section are shown in the following pages, as seen in the computer screen. Please note that setting the wrong values may cause the system to malfunction. If unsure, please contact technical support of your supplier.

Advanced			
Configure advanced CPU se Module Version:3F.18	Configure advanced CPU settings Module Version:3F.18		
Manufacturer: Intel Intel(R) Atom (TM) CPU N450 Frequency : 1.66GHz FSB Speed : 666MHz Cache L1 : 24KB Cache L2 : 512KB Ratio Actual Value : 10	@ 1.66GHz		
Max CPUID Value Limit Execute-Disable Bit Capability Hyper Threading Technology Intel SpeedStep(tm) tech	[Disabled] [Enabled] [Enabled] [Enabled]	 Select Screen ↑↓ Select Item +- Change Field F1 General Help F10 Save and Exit ESC Exit 	

The CPU Configuration menu shows the following CPU details:

Manufacturer: the name of the CPU manufacturer Brand String: the brand name of the CPU being used

Frequency: the CPU processing speed

FSB Speed: the FSB speed

Cache L1: the CPU L1 cache size Cache L2: the CPU L2 cache

Max CPUID Value Limit

Disabled for Windows XP.

Execute-Disable Bit Capability

XD can prevent certain classes of malicious buffer overflow attacks when combined with a supporting OS.

Hyper Threading Technology

Enabled for Windows XP and Linux (OS optimized for Hyper-Threading Technology) and Disabled for other OS (OS not optimized for Hyper-Threading Technology). When Disabled, only one thread per enabled core is enabled.

Intel SpeedStep(tm) tech (Pineview-M)

Disabled: Disable GV3
Enabled: Enable GV3

Advanced		
IDE Configuration		Options
ATA/IDE Configuration Configure SATA as	[Enhanced] [IDE]	Disabled Compatible Enhanced
 ▶ Primary IDE Master ▶ Primary IDE Slave ▶ Secondary IDE Master ▶ Secondary IDE Slave ▶ Third IDE Master ▶ Third IDE Slave ▶ Fourth IDE Master ▶ Fourth IDE Slave 	: [Not Detected]	 <- Select Screen ↑↓ Select Item +- Change Field F1 General Help F10 Save and Exit
Hard Disk Write Protect IDE Detect Time Out (Sec) ATA(PI) 80Pin Cable Detection	[Disabled] [35] [Host & Device]	ESC Exit

The IDE Configuration menu is used to change and/or set the configuration of the IDE devices installed in the system.

ATA/IDE Configuration

- (1) Disabled.
- (2) Compatible.
- (3) Enhanced

Configure SATA as

- (1) IDE Mode.
- (2) AHCI Mode.

BIOS SETUP UTILITY

Advanced		
Configure Win627UHG Super IO Chipset		Allows BIOS to Select Serial Port Base
Serial Port1 Address Serial Port2 Address Serial Port3 Address Serial PortC IRQ Serial PortC IRQ Serial PortD IRQ Restore on AC Power Loss BackLight Control	[3F8/RQ4] [2F8/IRQ3] [3E8] [IRQ11] [2E8] [IRQ10] [Power Off] [Level-1]	Addresses <- Select Screen ↑↓ Select Item +- Change Field F1 General Help F10 Save and Exit ESC Exit

Onboard Serial Port

The default values are:

Serial Port 1: 3F8/IRQ4 Serial Port 2: 2F8/IRQ3 Serial Port 3: 3E8/IRQ11 Serial Port 4: 2E8/IRQ10

Restore on AC Power Loss

This field sets the system power status whether *Power On or Power Off* when power returns to the system from a power failure situation.

BackLight Control

Select the LFP Panel backlight leave: Leave1~Leave8

BIOS SETUP UTILITY

Options Disabled 70°C/158°F 75°C/167°F 80°C/176°F 85°C/185°F 90°C/194°F	
70°C/158°F 75°C/167°F 80°C/176°F 85°C/185°F	
80°C/176°F 85°C/185°F	
95°C/203°F	
 <- Select Screen ↑↓ Select Item +- Change Field 	
Tab Select Field F1 General Help F10 Save and Exit	
d]	Tab Select Field F1 General Help

The Hardware Health Configuration menu is used to show the operating temperature, fan speeds and system voltages.

ACPI Shutdown Temperature

The system will shut down automatically under OS with ACPI mode, when the CPU temperature reaches the configured temperature.

Advanced	
ACPI Settings	General ACPI Configuration settings
► General ACPI Configuration Advanced ACPI Configuration	
► Chipset ACPI Configuration	
	<- Select Screen
	↑↓ Select Item Enter Go to Sub Screen
	F1 General Help
	F10 Save and Exit
	ESC Exit

BIOS SETUP UTILITY

Advanced		
General ACPI Configuration		Select the ACPI state used for
Suspend mode	[S1 (POS)]	System Suspend.
		<- Select Screen
		↑↓ Select Item +- Change Field
		F1 General Help
		F10 Save and Exit
		ESC Exit

Suspend Mode

The options of this field are S1, S3 and Auto.

BIOS SETUP UTILITY

Advanced		
Advance ACPI Configuration		Enable RSDP pointers to 64-bit Fixed System
ACPI Version Features	[ACPI v1.0]	Description Tables.
ACPI APIC support	[Enabled]	Different ACPI version
		Has some addition
		 <- Select Screen ↑↓ Select Item +- Change Field F1 General Help F10 Save and Exit ESC Exit

Advanced		
South Bridge ACPI Configuration		Options
Energy Lake Feature APIC ACPI SCI IRQ	[Disabled] [Disabled]	Enabled Disabled
		 <- Select Screen ↑↓ Select Item +- Change Field F1 General Help F10 Save and Exit ESC Exit

BIOS SETUP UTILITY

Advanced		
AHCI Settings		While entering setup, BIOS auto detect the
AHCI Port0	[Not Detected]	presence of IDE
AHCI Port1	[Not Detected]	device. This displays
AHCI Port2	[Not Detected]	the status of auto
		detection of IDE
		devices.
		<- Select Screen
		↑↓ Select Item+- Change Field
		F1 General Help
		F10 Save and Exit
		ESC Exit

Advanced		
APM Configuration		Enable or disable APM.
Power Management/APM Power Button Mode	[Enabled] [On/Off]	
Resume On Ring Resume On PME# Resume On RTC Alarm	Disabled Disabled Disabled	 <- Select Screen ↑↓ Select Item +- Change Field F1 General Help F10 Save and Exit ESC Exit

Power Management/APM

By default, this field is set to *Enabled*.

Power Button Mode

Go into On/Off, or Suspend when power button is pressed.

Resume on Ring

This option is used to enable activity on the RI (ring in) modem line to wake up the system from a suspend or standby state. That is, the system will be awakened by an incoming call on a modem.

Resume on PME#

This option is used enable activity on the PCI PME (power management event) controller to wake up the system from a suspend or standby state

Resume On RTC Alarm

This option is used to specify the time the system should be awakened from a suspended state

Advanced		
USB Configuration		Enables support for legacy USB. AUTO
USB Devices Enabled: None		option disables legacy support if no USB devices are connected.
Legacy USB Support USB 2.0 Controller Mode BIOS EHCI Hand-Off Legacy USB1.1 HC Support	[Enabled] [HiSpeed] [Enabled] [Enabled]	<- Select Screen ↑↓ Select Item +- Change Field F1 General Help F10 Save and Exit ESC Exit

The USB Configuration menu is used to read USB configuration information and configure the USB settings.

Legacy USB Support

Enables support for legacy USB. AUTO option disables legacy support if no USB devices are connected.

USB 2.0 Controller Mode

Configures the USB 2.0 controller in HiSpeed (480Mbps) or FullSpeed (12Mbps). This option is enabled by HiSpeed.

BIOS EHCI Hand-Off

Enabled/Disabled. This is a workaround for Oses without EHCI hand-off support. The EHCI ownership change should be claimed by EHCI driver.

Legacy USB1.1 HC Support

Support USB1.1 HC.

PCIPnP Settings

This option configures the PCI/PnP settings.

BIOS SETUP UTILITY

Main	Advanced	PCIPnP	Boot	Security	y Chipset	Exit
Adva	Advanced PCI/PnP Settings				NO: lets the Blo	
						ne
WARN	ING: Setting wro	ng values in be system to malf			Devices in the	system.
	may cause	system to main	unction.		YES: lets the	
Plug & F	Play O/S		[No]		operating syste	em
Allocate	IRQ to PCI VGA		[Yes]		configure Plug	and
					Play (PnP) dev	ices not
IRQ3			[Available]		required for bo	ot if
IRQ4			[Available]		your system ha	as a Pluq
IRQ5			[Available]		and Play opera	tina
IRQ7			[Available]		system.	9
IRQ9			[Available]		System.	
IRQ10			[Available]			
IRQ11			[Available]			
IRQ14			[Available]			
IRQ15			[Available]			
DMA Ch	annel 0		[Available]			
DMA Ch	annel 1		[Available]			
DMA Ch	annel 3		[Available]		<- Select Sc	
DMA Ch	annel 5		[Available]			
DMA Ch	annel 6		[Available]		↑↓ Select Iter	
DMA Ch	annel 7		[Available]		+- Change F F1 General H	
Reserved	d Memory Size		[Disabled]		F1 General H F10 Save and ESC Exit	-

Plug & Play O/S

This lets BIOS configure all devices in the system or lets the OS configure PnP devices not required for boot if your system has a Plug and Play OS.

Allocate IRQ to PCI VGA

This assigns IRQ to PCI VGA card if card requests IRQ or doesn't assign IRQ to PCI VGA card even if card requests an IRQ.

IRQ#

Use the IRQ# address to specify what IRQs can be assigned to a particular peripheral device.

Boot Settings

BIOS SETUP UTILITY

Main	Advanced	PCIPnP	Boot	Security	Chipset Exit
Boot	Settings				Configure Settings during System Boot.
▶ Boot	Settings Configu	ıration			<- Select Screen ↑↓ Select Item +- Change Field Enter Go to Sub Screen F1 General Help F10 Save and Exit ESC Exit

BIOS SETUP UTILITY

	Boot	
Boot Settings Configuration		Allows BIOS to skip certain tests while booting. This will
Quick Boot	[Enabled]	decrease the time
Quiet Boot	[Disabled]	needed to boot the
AddOn ROM Display Mode	[Force BIOS]	system.
Bootup Num-Lock	[On]	
PS/2 Mouse Support	[Auto]	<- Select Screen
Wait for 'F1' If Error	[Enabled]	↑↓ Select Item
Hit 'DEL' Message Display	[Enabled]	+- Change Field
Interrupt 19 Capture	[Disabled]	F1 General Help
		F10 Save and Exit
		ESC Exit

Quick Boot

This allows BIOS to skip certain tests while booting. This will decrease the time needed to boot the system.

Quite Boot

When disabled, this displays normal POST messages. When enabled, this displays OEM Logo instead of POST messages.

AddOn ROM Display Mode

This allows user to force BIOS/Option ROM of add-on cards to be displayed during quiet boot.

Bootup Num-Lock

This select the power-on state for Numlock.

PS/2 Mouse Support

This select support for PS/w mouse.

Wait for 'F1' If Error

When set to Enabled, the system waits for the F1 key to be pressed when error occurs. This allows option ROM to trap interrupt 19.

Hit Message Display

This displays "Press to run Setup" in POST.

Interrupt 19 Capture

This allows option ROMs to trap interrupt 19.

Security Settings

This setting comes with two options set the system password. Supervisor Password sets a password that will be used to protect the system and Setup utility. User Password sets a password that will be used exclusively on the system. To specify a password, highlight the type you want and press <Enter>. The Enter Password: message prompts on the screen. Type the password and press <Enter>. The system confirms your password by asking you to type it again. After setting a password, the screen automatically returns to the main screen.

To disable a password, just press the <Enter> key when you are prompted to enter the password. A message will confirm the password to be disabled. Once the password is disabled, the system will boot and you can enter Setup freely.

BIUG	CETI	ID II:	TII ITY

Main	Advanced	PCIPnP	Boot	Security	Chipset	Exit
Secu	rity Settings				all or Chang sword.	ge the
Superv	isor Password: I	Not Installed				
User Pa	assword: Not Ins	talled				
Change	Supervisor Pas	sword		<-	Select Sc	reen
Change	User Password			↑↓ Ente	Select Iter er Chan	
Boot Se	ector Virus Protecti	ion [Disabled]		F1	General H	lelp
				F10	Save and	Exit
				ESC	Exit	

Advanced Chipset Settings

This setting configures the north bridge, south bridge and the ME subsystem. WARNING! Setting the wrong values may cause the system to malfunction.

BIOS SETUP UTILITY

Main	Advanced	PCIPnP	Boot	Securit	y Ch	ipset	Exit
Advanced Chipset Settings					Configure features.	e North	Bridge
WARNI	NG: Setting wro may cause	ng values in be system to malf					
	Bridge Configura				↑↓ Sele Enter	eral He e and E	Sub Screen lp

BIOS SETUP UTILITY

	Chipset
North Bridge Chipset Configuration	Options
PCI MMIO Allocation: 4GB To 3072MB Configure DRAM Timing by SPD [Enabled]	Enabled Disabled
Initiate Graphics Adapter [IGD] Internal Graphics Mode Select [Enabled, 8MB]	
PEG Port Configuration	<- Select Screen ↑↓ Select Item Enter Go to Sub Screen
► Video Function Configuration	F1 General Help F10 Save and Exit
	ESC Exit

Configure DRAM Timing by SPD

When this item is enabled, the DRAM timing parameters are set according to the DRAM SPD (Serial Presence Detect). When disabled, you can manually set the DRAM timing parameters through the DRAM sub-items.

Initiate Graphic Adapter

Select which graphics controller to use as the primary boot device. This option, by default, is set to IGD.

Internal Graphics Mode Select

Use the feature to set the amount of system memory to be used by the Internal. graphics device. expansion cards that require a specified area of memory to work properly.

BIOS SETUP UTILITY Chipset Options Video Function Configuration **DVMT Mode Select** [DVMT Mode] **Fixed Mode** DVMT/FIXED Memory [256MB] DVMT Mode Boot Display Device [CRT] Flat Panel Type [1024x768] Select Screen Spread Spectrum Clock [Disabled] **1** Select Item Change Field F1 General Help F10 Save and Exit **ESC Exit**

DVMT Mode Select

Select the control mode of memory built-in graphics capabilities. This option, by default, is set to DVMT Mode.

DVMT/FIXED Memory

Sets the maximum memory size assigned to the integrated graphics capabilities. This option, by default, is set to 256MB.

Boot Display Device

This option is used to select the display device used by the system when it boots.

Flat Panel Type

This option is used to select the type of flat panel connected to the system. Options include: 640x480 / 800x600 / 1024x768 / 800x480 / 1024x600 1280x768 / 1280x800 / 1280x600.

Spread Spectrum Clock

By default, this field is set to *Disabled*.

Main	Advanced	PCIPnP	Boot	Security	/	Chipset	Exit
Sout	th Bridge Chips	set Configu		Optio	ons		
USB HAD SMBI PCIE PCIE PCIE PCIE PCIE PCIE PCIE	Function 2.0 Controller Controller US Controller Ports Configuration Port 0 Port 1 Port 2 Port 3 Port 4 Port 5	Ena [Ena on [Aut [Aut [Aut [Aut [Disa	abled] abled] abled] o] o] o] o] o] o] o] o]		4 US 6 US 8 US 10 U <- ↑↓ +- F1	bled B Ports B Ports B Ports B Ports SB Ports Select Scre Select Item Change Fiel General Hel Save and E	ld p
	High Priority Port	•	abled]			Exit	AIL
PCIE	Port 0 IOxAPIC E	nable [Disa	abled]				

BIOS SETUP UTILITY

USB Function

This option enables the number of USB ports desired or disables the USB function.

USB 2.0 Controller

This option is disabled by default.

PCIE Port 1 IOxAPIC Enable [Disabled]
PCIE Port 2 IOxAPIC Enable [Disabled]
PCIE Port 3 IOxAPIC Enable [Disabled]
PCIE Port 4 IOxAPIC Enable [Disabled]
PCIE Port 5 IOxAPIC Enable [Disabled]
Enable Onboard PCI option ROM [Disabled]

HDA Controller

This option is used to enable the Southbridge high definition audio controller.

SMBUS Controller

This option is enabled by default.

Enable Onboard PCI option ROM

This option is disabled by default.

Exit Setup

The exit setup has the following settings which are:

BIOS SETUP UTILITY

Main	Advanced	PCIPnP	Boot	Security	Chipset	Exit	
FYIT ()NTIONS					Exit system setup after saving the		
Save (Changes and E	xit			hanges.		
Discar	d Changes and	Exit					
Discar	d Changes			F	10 key can be	e used	
				f	or this operat	ion	
Load C	Optimal Defaults						
Load F	ailsafe Defaults			<	- Select So	reen	
				1	U Select Ite Enter Go t	em o Sub Screen	
				F	1 General I	Help	
				F	10 Save and	Exit	
				E	SC Exit		

Save Changes and Exit

This option allows you to determine whether or not to accept the modifications and save all changes into the CMOS memory before exit.

Discard Changes and Exit

This option allows you to exit the Setup utility without saving the changes you have made in this session.

Discard Changes

This option allows you to discard all the changes that you have made in this session.

Load Optimal Defaults

This option allows you to load the default values to your system configuration. These default settings are optimal and enable all high performance features.

Load Failsafe Defaults

This option allows you to load the troubleshooting default values permanently stored in the BIOS ROM. These default settings are non-optimal and disable all high-performance features.

This page is intentionally left blank.

Drivers Installation

This section describes the installation procedures for software and drivers under the Windows XP, Windows Vista and Windows 7. The software and drivers are included with the motherboard. If you find the items missing, please contact the vendor where you made the purchase. The contents of this section include the following:

Intel Chipset Software Installation Utility	40
Intel Pineview Chipset Family Graphics Driver Installation	
Realtek High Definition Codec Audio Driver Installation	4
Realtek RTI 8111E LAN Drivers Installation	45

IMPORTANT NOTE:

After installing your Windows operating system (Windows XP/ Vista/ 7), you must install first the Intel Chipset Software Installation Utility before proceeding with the drivers installation.

Intel Chipset Software Installation Utility

The Intel Chipset Drivers should be installed first before the software drivers to enable Plug & Play INF support for Intel chipset components. Follow the instructions below to complete the installation under Windows XP/Vista/7.

1. Insert the drivers DVD into the DVD drive. Click *Intel* and then *Intel(R) Pineview Chipset Drivers*. Click *Intel(R) Chipset Software Installation Utility*.



2. When the welcome screen to the Intel(R) Chipset Software Installation Utility appears, click *Next* to continue.



- 3. Click *Yes* to accept the software license agreement and proceed with the installation process.
- 4. On the Readme Information screen, click *Next* to continue. When the Setup Progress screen appears, click *Next* to continue.



5. The Setup process is now complete. Click *Finish* to restart the computer and for changes to take effect.



Intel Pineview Chipset Family Graphics Driver Installation

To install the VGA drivers, follow the steps below to proceed with the installation.

1. Insert the drivers DVD into the DVD drive. Click *Intel* and then *Intel(R) Pineview Chipset Drivers*. Click *Intel(R) Pineview Chipset Family Graphics Driver*.



2. When the welcome screen of the Intel(R) Graphics Media Accelerator Driver appears, click *Next* to continue.



3. Click *Yes* to to agree with the license agreement and continue the installation.



4. Click *Next* in the Readme File Information window.





6. Setup is now complete. Click *Finish* to restart the computer and for changes to take effect.

Realtek High Definition Codec Audio Driver Installation

Follow the steps below to install the Realtek HD Codec Audio Drivers.

1. Insert the drivers DVD into the DVD drive. Click *Intel* and then *Intel(R) Pineview Chipset Drivers*. Click *Realtek High Definition Codec Audio Driver*.



- 2. When the welcome screen to InstallShield Wizard for *Realtek High Definition Audio Driver* appears, click *Next* to start the installation.
- 3. When InstallShield Wizard has finished performing maintenance operations on Realtek High Definition Codec Audio Audio Driver, click *Finish* to restart the computer.

Realtek RTL8111E LAN Drivers Installation

Follow the steps below to install Realtek RTL8111E LAN Drivers.

1. Insert the drivers DVD into the DVD drive. Click *LAN Card* and then *Realtek LAN Controller Drivers*. Click *Realtek RTL8111E LAN Drivers*.



- 2. In the welcome screen of the InstallShield Wizard for REALTEK GbE & FE Ethernet PCI-E NIC Driver, click *Next*.
- 3. In the InstallShield Wizard screen, click *Install* to begin the installation.
- 4. InstallShield Wizard is completed. Click *Finish* to exit the Wizard.

This page is intentionally left blank.

Appendix

A. I/O Port Address Map

Each peripheral device in the system is assigned a set of I/O port addresses that also becomes the identity of the device. The following table lists the I/O port addresses used.

Address	Device Description
000h - 01Fh	DMA Controller #1
020h - 03Fh	Interrupt Controller #1
040h - 05Fh	Timer
060h - 06Fh	Keyboard Controller
070h - 07Fh	Real Time Clock, NMI
080h - 09Fh	DMA Page Register
0A0h - 0BFh	Interrupt Controller #2
0C0h - 0DFh	DMA Controller #2
0F0h	Clear Math Coprocessor Busy Signal
0F1h	Reset Math Coprocessor
1F0h - 1F7h	IDE Interface
2B0h - 2DFh	Graphics adapter Controller
2E8h - 2EFh	Serial Port #4(COM4)
2F8h - 2FFh	Serial Port #2(COM2)
360h - 36Fh	Network Ports
3B0h - 3BFh	Monochrome & Printer adapter
3C0h - 3CFh	EGA adapter
3D0h - 3DFh	CGA adapter
3E8h - 3EFh	Serial Port #3(COM3)
3F8h - 3FFh	Serial Port #1(COM1)

B. Interrupt Request Lines (IRQ)

Peripheral devices use interrupt request lines to notify CPU for the service required. The following table shows the IRQ used by the devices on board.

Level	Function			
IRQ0	System Timer Output			
IRQ1	Keyboard			
IRQ2	Interrupt Cascade			
IRQ3	Serial Port #2			
IRQ4	Serial Port #1			
IRQ5	Reserved			
IRQ6	Reserved			
IRQ7	Reserved			
IRQ8	Real Time Clock			
IRQ9	Reserved			
IRQ10	Serial Port #4			
IRQ11	Serial Port #3			
IRQ12	PS/2 Mouse			
IRQ13	80287			
IRQ14	Primary IDE			

C. Watchdog Timer Configuration

The WDT is used to generate a variety of output signals after a user programmable count. The WDT is suitable for use in the prevention of system lock-up, such as when software becomes trapped in a deadlock. Under these sorts of circumstances, the timer will count to zero and the selected outputs will be driven. Under normal circumstance, the user will restart the WDT at regular intervals before the timer counts to zero.

SAMPLE CODE:

```
File of the W627UHG.CPP
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND. EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE.
#include "W627UHG.H"
#include <dos.h>
unsigned int W627UHG_BASE;
void Unlock_W627UHG (void);
void Lock_W627UHG (void);
unsigned int Init_W627UHG(void)
     unsigned int result;
     unsigned char ucDid;
     W627UHG_BASE = 0x4E;
     result = W627UHG_BASE;
     ucDid = Get_W627UHG_Reg(0x20);
     if (ucDid == 0xA2)
                                                    //W83627UHG??
          goto Init_Finish; }
     W627UHG\_BASE = 0x2E;
     result = W627UHG_BASE;
     ucDid = Get_W627UHG_Reg(0x20);
     if (ucDid == 0xA2)
                                                    //W83627UHG??
          goto Init_Finish; }
     W627UHG\_BASE = 0x00;
     result = W627UHG BASE;
Init Finish:
     return (result);
void Unlock_W627UHG (void)
```

```
{
     outportb(W627UHG_INDEX_PORT, W627UHG_UNLOCK);
    outportb(W627UHG_INDEX_PORT, W627UHG_UNLOCK);
void Lock_W627UHG (void)
    outportb(W627UHG_INDEX_PORT, W627UHG_LOCK);
void Set_W627UHG_LD( unsigned char LD)
    Unlock W627UHG();
    outportb(W627UHG_INDEX_PORT, W627UHG_REG_LD);
    outportb(W627UHG_DATA_PORT, LD);
    Lock_W627UHG();
void Set_W627UHG_Reg( unsigned char REG, unsigned char DATA)
{
    Unlock_W627UHG();
    outportb(W627UHG_INDEX_PORT, REG);
    outportb(W627UHG_DATA_PORT, DATA);
    Lock_W627UHG();
}
unsigned char Get_W627UHG_Reg(unsigned char REG)
{
    unsigned char Result:
    Unlock_W627UHG();
    outportb(W627UHG_INDEX_PORT, REG);
    Result = inportb(W627UHG_DATA_PORT);
    Lock_W627UHG();
    return Result:
```

50

	V627UHG.H			
// // THIS COI // KIND, EI // IMPLIED // PURPOSI //	THER EXPRESSED OR I WARRANTIES OF MER	IS PROVIE MPLIED, IN CHANTAB	DED "AS I NCLUDIN ILITY AN	S" WITHOUT WARRANTY OF ANY G BUT NOT LIMITED TO THE D/OR FITNESS FOR A PARTICULAR
#ifndefW #defineV	V627UHG_H V627UHG_H	1		
#define #define	W627UHG_INDEX_POI W627UHG_DATA_POR	RT T	(W627UH (W627UH	
#define	W627UHG_REG_LD		0x07	
#define W6	27UHG UNLOCK	0x87		
#define	W627UHG_LOCK		0xAA	
void Set_W void Set_W unsigned ch	t Init_W627UHG(void); 627UHG_LD(unsigned cl 627UHG_Reg(unsigned c ar Get_W627UHG_Reg(t	har, unsigne unsigned cha	ar);	
**	//W627UHG_H			

```
File of the MAIN.CPP
//
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND. EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE.
//------
#include <dos.h>
#include <conio.h>
#include <stdio.h>
#include <stdlib.h>
#include "W627UHG.H"
int main (void);
void WDTInitial(void);
void WDTEnable(unsigned char);
void WDTDisable(void);
       -----
int main (void)
     char SIO;
     SIO = Init_W627UHG();
     if (SIO == 0)
     ......printf("Can not detect Winbond 83627UHG, program abort.\n");
     return(1);
     WDTInitial();
     WDTEnable(10);
     WDTDisable();
     return 0;
void WDTInitial(void)
{
     unsigned char bBuf;
     Set_W627UHG_LD(0x08);......//switch to logic device 8
     bBuf = Get_W627UHG_Reg(0x30);
     bBuf &= (\sim 0x01);
     Set_W627UHG_Reg(0x30, bBuf); //Enable WDTO
}
void WDTEnable(unsigned char NewInterval)
{
     unsigned char bBuf;
     Set_W627UHG_LD(0x08);.....
     Set_W627UHG_Reg(0x30, 0x01);.....//enable timer
```

D. Digital I/O Sample Code

```
File of the W627UHG.H
//
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE.
//------
#ifndef __W627UHG_H
#define __W627UHG_H
#define W627UHG_INDEX_PORT W627UHG_DATA_PORT
                                 (W627UHG BASE)
                                    (W627UHG_BASE+1)
#define W627UHG_REG_LD
                                    0x07
#define W627UHG_UNLOCK
                              0x87
                                    0xAA
#define W627UHG_LOCK
unsigned int Init_W627UHG(void);
void Set_W627UHG_LD( unsigned char);
void Set_W627UHG_Reg( unsigned char, unsigned char);
unsigned char Get_W627UHG_Reg( unsigned char);
#endif
       //__W627UHG_H
```

```
File of the W627UHG.CPP
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE.
#include "W627UHG.H"
#include <dos.h>
unsigned int W627UHG BASE;
void Unlock_W627UHG (void);
void Lock_W627UHG (void);
unsigned int Init_W627UHG(void)
     unsigned int result;
     unsigned char ucDid:
     W627UHG BASE = 0x4E;
     result = W627UHG BASE;
     ucDid = Get_W627UHG_Reg(0x20);
     if (ucDid == 0xA2)
                                                  //W83627UHG??
         goto Init_Finish; }
     W627UHG BASE = 0x2E:
     result = W627UHG_BASE;
     ucDid = Get_W627UHG_Reg(0x20);
     if (ucDid == 0xA2)
                                                  //W83627UHG??
         goto Init_Finish; }
     W627UHG BASE = 0x00;
     result = W627UHG BASE;
Init Finish:
    return (result);
void Unlock_W627UHG (void)
     outportb(W627UHG_INDEX_PORT, W627UHG_UNLOCK);
     outportb(W627UHG_INDEX_PORT, W627UHG_UNLOCK);
void Lock_W627UHG (void)
     outportb(W627UHG_INDEX_PORT, W627UHG_LOCK);
void Set_W627UHG_LD( unsigned char LD)
```

```
Unlock_W627UHG();
     outportb(W627UHG_INDEX_PORT, W627UHG_REG_LD);
     outportb(W627UHG_DATA_PORT, LD);
    Lock_W627UHG();
void Set_W627UHG_Reg( unsigned char REG, unsigned char DATA)
     Unlock_W627UHG();
     outportb(W627UHG_INDEX_PORT, REG);
     outportb(W627UHG_DATA_PORT, DATA);
    Lock_W627UHG();
unsigned char Get_W627UHG_Reg(unsigned char REG)
     unsigned char Result;
     Unlock_W627UHG();
     outportb (W627UHG\_INDEX\_PORT,\,REG);\\
     Result = inportb(W627UHG_DATA_PORT);
    Lock_W627UHG();
    return Result;
```

```
File of the MAIN.CPP
// THIS CODE AND INFORMATION IS PROVIDED "AS IS" WITHOUT WARRANTY OF ANY
// KIND, EITHER EXPRESSED OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE
// IMPLIED WARRANTIES OF MERCHANTABILITY AND/OR FITNESS FOR A PARTICULAR
// PURPOSE.
//---
#include <dos.h>
#include <conio.h>
#include <stdio.h>
#include <stdlib.h>
#include "W627UHG.H"
int main (void);
void Dio5Initial(void);
void Dio5SetOutput(unsigned char);
unsigned char Dio5GetInput(void):
void Dio5SetDirection(unsigned char);
unsigned char Dio5GetDirection(void);
int main (void)
     char SIO;
     SIO = Init_W627UHG();
     if (SIO == 0)
           printf("Can not detect Winbond 83627UHG, program abort.\n");
           return(1);
      Dio5Initial();
     //for GPIO50..57
      Dio5SetDirection(0x0F); //GP50..53 = input, GP54..57=output
      printf("Current DIO direction = 0x\%X\n", Dio5GetDirection());
      printf("Current DIO status = 0x%X\n", Dio5GetInput());
     printf("Set DIO output to high\n");
     Dio5SetOutput(0x0F);
      printf("Set DIO output to low\n");
      Dio5SetOutput(0x00);
     return 0;
```

```
void Dio5Initial(void)
     unsigned char ucBuf;
     Set_W627UHG_LD(0x08);
                                                                 //switch to logic device 8
     //enable the GP5 group
     ucBuf = Get_W627UHG_Reg(0x30);
     ucBuf \models 0x02;
     Set_W627UHG_Reg(0x30, ucBuf);
void Dio5SetOutput(unsigned char NewData)
     Set_W627UHG_LD(0x08);
                                                           //switch to logic device 8
     Set_W627UHG_Reg(0xE1, NewData);
unsigned char Dio5GetInput(void)
     unsigned char result;
     Set_W627UHG_LD(0x08);
                                                           //switch to logic device 8
     result = Get_W627UHG_Reg(0xE1);
     return (result);
void Dio5SetDirection(unsigned char NewData)
{
     //NewData: 1 for input, 0 for output
     Set_W627UHG_LD(0x08);
                                                           //switch to logic device 8
     Set_W627UHG_Reg(0xE0, NewData);
unsigned char Dio5GetDirection(void)
     unsigned char result;
     Set_W627UHG_LD(0x08);
                                                           //switch to logic device 8
     result = Get_W627UHG_Reg(0xE0);
     return (result);
,
//-----
```