




Automotive PSoC® Programmable System-on-Chip

Features

- Automotive Electronics Council (AEC) Q100 qualified
- Powerful Harvard-architecture processor
 - M8C processor speeds up to 24 MHz
 - □ 8 x 8 multiply, 32-bit accumulate
 - Low power at high speed
 - □ Operating voltage: 3.0 V to 5.25 V
 - ☐ Automotive temperature range: -40 °C to +85 °C
- Advanced peripherals (PSoC[®] blocks)
 - ☐ Six rail-to-rail analog PSoC blocks provide:
 - Up to 14-bit analog-to-digital converters (ADCs)
 - Up to 9-bit digital-to-analog converters (DACs)
 - Programmable gain amplifiers (PGAs)
 - · Programmable filters and comparators
 - ☐ Four digital PSoC blocks provide:
 - 8- to 32-bit timers, counters, and pulse width modulators (PWMs)
 - · Cyclical redundancy check (CRC) and pseudo-random sequence (PRS) modules
 - Full- or half-duplex UART
 - · SPI master or slave
 - · Connectable to all general purpose I/O (GPIO) pins
 - Complex peripherals by combining blocks
- Precision, programmable clocking
 - □ Internal ±5% 24- and 48-MHz oscillator
 - □ High accuracy 24 MHz with optional 32-kHz crystal and phase-locked loop (PLL)
 - Optional external oscillator, up to 24 MHz
 - □ Internal low-speed, low-power oscillator for watchdog and sleep functionality
- Flexible on-chip memory
 - □ 4 KB flash program storage, 1000 erase/write cycles
 - □ 256 bytes SRAM data storage
 - ☐ In-system serial programming (ISSP)
 - □ Partial flash updates
 - □ Flexible protection modes
 - □ EEPROM emulation in flash
- Programmable pin configurations
 - 25 mA sink, 10 mA source on all GPIOs
 - □ Pull-up, pull-down, high Z, strong, or open drain drive modes on all GPIOs
 - Up to 12 analog inputs on GPIOs^[1]
 - □ Two 30 mA analog outputs on GPIOs
 - Configurable interrupt on all GPIOs

- Additional system resources
 - □ Inter-Integrated Circuit (I²CTM) slave, master, or multimaster operation up to 400 kHz
 - Watchdog and sleep timers
 - User-configurable low-voltage detection (LVD)
 - ☐ Integrated supervisory circuit
 - □ On-chip precision voltage reference
- Complete development tools
 - □ Free development software (PSoC Designer™)
 - □ Full featured, in-circuit emulator (ICE) and programmer
 - □ Full-speed emulation
 - □ Complex breakpoint structure
 - □ 128 KB trace memory

Logic Block Diagram



There are eight standard analog inputs on the GPIO. The other four analog inputs connect from the GPIO directly to specific switched-capacitor block inputs. See the PSoC Technical Reference Manual for more details.



Contents

PSoC Functional Overview	3
PSoC Core	3
Digital System	
Analog System	
Additional System Resources	
PSoC Device Characteristics	
Getting Started	
Application Notes	
Development Kits	
Training	
CYPros Consultants	
Solutions Library	6
Technical Support	
Development Tools	6
PSoC Designer Software Subsystems	
Designing with PSoC Designer	
Select Components	
Configure Components	
Organize and Connect	
Generate, Verify, and Debug	7
Pinouts	
20-Pin Part Pinout	8
28-Pin Part Pinout	9
Registers	10
Register Conventions	10
Register Mapping Tables	10
Electrical Specifications	
Absolute Maximum Ratings	14

Operating remperature	14
DC Electrical Characteristics	15
AC Electrical Characteristics	27
Packaging Information	36
Packaging Dimensions	36
Thermal Impedances	37
Capacitance on Crystal Pins	37
Solder Reflow Specifications	37
Development Tool Selection	40
Software	40
Development Kits	40
Evaluation Tools	40
Device Programmers	40
Accessories (Emulation and Programming)	41
Ordering Information	
Ordering Code Definitions	42
Reference Information	
Acronyms	43
Reference Documents	
Document Conventions	
Glossary	
Document History Page	
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	50
PSoC Solutions	50



PSoC Functional Overview

The PSoC family consists of many programmable system-on-chips with on-chip Controller devices. These devices are designed to replace multiple traditional microcontroller unit (MCU)-based system components with one, low cost single-chip programmable device. PSoC devices include configurable blocks of analog and digital logic, and programmable interconnects. This architecture makes it possible for the user to create customized peripheral configurations that match the requirements of each individual application. Additionally, a fast central processing unit (CPU), flash program memory, SRAM data memory, and configurable I/O are included in a range of convenient pinouts and packages.

The PSoC architecture, as shown in the Logic Block Diagram on page 1, is comprised of four main areas: PSoC core, digital system, analog system, and system resources. Configurable global buses allow all the device resources to be combined into a complete custom system. Each CY8C24x23A PSoC device includes four digital blocks and six analog blocks. Depending on the PSoC package, up to 24 GPIOs are also included. The GPIOs provide access to the global digital and analog interconnects.

PSoC Core

The PSoC core is a powerful engine that supports a rich feature set. The core includes a CPU, memory, clocks, and configurable GPIO.

The M8C CPU core is a powerful processor with speeds up to 24 MHz, providing a four-million instructions per second (MIPS) 8-bit Harvard-architecture microprocessor. The CPU uses an interrupt controller with multiple vectors, to simplify programming of real time embedded events. Program execution is timed and protected using the included sleep timer and watchdog timer (WDT).

Memory includes 4 KB of flash for program storage and 256 bytes of SRAM for data storage. Program flash uses four protection levels on blocks of 64 bytes, allowing customized software IP protection.


The PSoC device incorporates flexible internal clock generators, including a 24-MHz internal main oscillator (IMO) accurate to ±5% over temperature and voltage. A low-power 32-kHz internal low-speed oscillator (ILO) is provided for the sleep timer and WDT. If crystal accuracy is desired, the 32.768-kHz external crystal oscillator (ECO) is available for use as a real time clock (RTC) and can optionally generate a crystal-accurate 24-MHz system clock using a PLL. The clocks, together with programmable clock dividers (as a system resource), provide the flexibility to integrate almost any timing requirement into the PSoC device.

PSoC GPIOs provide connection to the CPU, digital, and analog resources of the device. Each pin's drive mode may be selected from eight options, allowing great flexibility in external interfacing. Every pin also has the capability to generate a system interrupt.

Digital System

The digital system is composed of four digital PSoC blocks. Each block is an 8-bit resource that can be used alone or combined with other blocks to form 8-, 16-, 24-, and 32-bit peripherals, which are called user modules.

Figure 1. Digital System Block Diagram



Digital peripheral configurations include:

- PWMs (8- to 32-bit)
- PWMs with dead band (8- to 24-bit)
- Counters (8- to 32-bit)
- Timers (8- to 32-bit)
- Full- or half-duplex 8-bit UART with selectable parity
- SPI master and slave
- I²C master, slave, or multimaster (implemented in a dedicated I²C block)
- Cyclical redundancy checker/generator (16-bit)
- Infrared Data Association (IrDA)
- PRS generators (8- to 32-bit)

The digital blocks can be connected to any GPIO through a series of global buses that can route any signal to any pin. The buses also allow for signal multiplexing and for performing logic operations. This configurability frees your designs from the constraints of a fixed peripheral controller.

Digital blocks are provided in rows of four, where the number of blocks varies by PSoC device family. This allows the optimum choice of system resources for your application. Family resources are shown in Table 1 on page 5.




Analog System

The analog system is composed of six configurable blocks, each comprised of an opamp circuit allowing the creation of complex analog signal flows. Analog peripherals are very flexible and can be customized to support specific application requirements. Some of the common PSoC analog functions for this device (most available as user modules) are:

- ADCs (up to two, with 6- to 14-bit resolution, selectable as incremental, delta-sigma, or successive approximation register (SAR))
- Filters (two- and four-pole band pass, low pass, and notch)
- Amplifiers (up to two, with selectable gain up to 48x)
- Instrumentation amplifiers (one with selectable gain up to 93x)
- Comparators (up to two, with 16 selectable thresholds)
- DACs (up to two, with 6- to 9-bit resolution)
- Multiplying DACs (up to two, with 6- to 9-bit resolution)
- High current output drivers (two with 30-mA drive)
- 1.3 V reference (as a system resource)
- DTMF dialer
- Modulators
- Correlators
- Peak detectors
- Many other topologies possible

Analog blocks are arranged in a column of three, which includes one continuous time (CT) and two switched capacitor (SC) blocks, as shown in Figure 2.

Figure 2. Analog System Block Diagram





Additional System Resources

System resources, some of which have been previously listed, provide additional capability useful for complete systems. Additional resources include a multiplier, decimator, low voltage detection, and power-on reset (POR). Brief statements describing the merits of each system resource follow:

- Digital clock dividers provide three customizable clock frequencies for use in applications. The clocks can be routed to both the digital and analog systems. Additional clocks can be generated using digital PSoC blocks as clock dividers.
- A multiply accumulate (MAC) provides a fast 8-bit multiplier with 32-bit accumulate, to assist in both general math as well as digital filters.
- The decimator provides a custom hardware filter for digital signal processing applications including the creation of delta-sigma ADCs.
- The I²C module provides 0 to 400 kHz communication over two wires. Slave, master, and multimaster modes are all supported.
- LVD interrupts can signal the application of falling voltage levels, while the advanced POR circuit eliminates the need for a system supervisor.
- An internal 1.3-V voltage reference provides an absolute reference for the analog system, including ADCs and DACs.

PSoC Device Characteristics

Depending on your PSoC device characteristics, the digital and analog systems can have varying numbers of digital and analog blocks. The following table lists the resources available for specific PSoC device groups. The device covered by this data sheet is shown in the highlighted row of the table.

Table 1. PSoC Device Characteristics

PSoC Part Number	Digital I/O	Digital Rows	Digital Blocks	Analog Inputs	Analog Outputs	Analog Columns	Analog Blocks	SRAM Size	Flash Size
CY8C29x66 ^[2]	up to 64	4	16	up to 12	4	4	12	2 K	32 K
CY8C28xxx	up to 44	up to 3	up to 12	up to 44	up to 4	up to 6	up to 12 + 4 ^[3]	1 K	16 K
CY8C27x43	up to 44	2	8	up to 12	4	4	12	256	16 K
CY8C24x94 ^[2]	up to 56	1	4	up to 48	2	2	6	1 K	16 K
CY8C24x23A ^[2]	up to 24	1	4	up to 12	2	2	6	256	4 K
CY8C23x33	up to 26	1	4	up to 12	2	2	4	256	8 K
CY8C22x45 ^[2]	up to 38	2	8	up to 38	0	4	6 ^[3]	1 K	16 K
CY8C21x45 ^[2]	up to 24	1	4	up to 24	0	4	6 ^[3]	512	8 K
CY8C21x34 ^[2]	up to 28	1	4	up to 28	0	2	4 ^[3]	512	8 K
CY8C21x23	up to 16	1	4	up to 8	0	2	4 ^[3]	256	4 K
CY8C20x34 ^[2]	up to 28	0	0	up to 28	0	0	3 ^[3,4]	512	8 K
CY8C20xx6	up to 36	0	0	up to 36	0	0	3 ^[3,4]	up to 2 K	up to 32 K

Notes

- Automotive qualified devices available in this group.
- Limited analog functionality.
- 4. Two analog blocks and one CapSense® block.



Getting Started

For in-depth information, along with detailed programming details, see the $PSoC^{\textcircled{\$}}$ Technical Reference Manual.

For up-to-date ordering, packaging, and electrical specification information, see the latest PSoC device datasheets on the web.

Application Notes

Cypress application notes are an excellent introduction to the wide variety of possible PSoC designs.

Development Kits

PSoC Development Kits are available online from and through a growing number of regional and global distributors, which include Arrow, Avnet, Digi-Key, Farnell, Future Electronics, and Newark.

Training

Free PSoC technical training (on demand, webinars, and workshops), which is available online via www.cypress.com, covers a wide variety of topics and skill levels to assist you in your designs.

CYPros Consultants

Certified PSoC consultants offer everything from technical assistance to completed PSoC designs. To contact or become a PSoC consultant go to the CYPros Consultants web site.

Solutions Library

Visit our growing library of solution focused designs. Here you can find various application designs that include firmware and hardware design files that enable you to complete your designs quickly.

Technical Support

Technical support – including a searchable Knowledge Base articles and technical forums – is also available online. If you cannot find an answer to your question, call our Technical Support hotline at 1-800-541-4736.

Development Tools

PSoC Designer™ is the revolutionary integrated design environment (IDE) that you can use to customize PSoC to meet your specific application requirements. PSoC Designer software accelerates system design and time to market. Develop your applications using a library of precharacterized analog and digital peripherals (called user modules) in a drag-and-drop design environment. Then, customize your design by leveraging the dynamically generated application programming interface (API) libraries of code. Finally, debug and test your designs with the integrated debug environment, including in-circuit emulation and standard software debug features. PSoC Designer includes:

- Application editor graphical user interface (GUI) for device and user module configuration and dynamic reconfiguration
- Extensive user module catalog
- Integrated source-code editor (C and assembly)
- Free C compiler with no size restrictions or time limits

- Built-in debugger
- In-circuit emulation
- Built-in support for communication interfaces:
 - ☐ Hardware and software I²C slaves and masters
 - □ Full-speed USB 2.0
 - □ Up to four full-duplex universal asynchronous receiver/transmitters (UARTs), SPI master and slave, and wireless

PSoC Designer supports the entire library of PSoC 1 devices and runs on Windows XP. Windows Vista, and Windows 7.

PSoC Designer Software Subsystems

Design Entry

In the chip-level view, choose a base device to work with. Then select different onboard analog and digital components that use the PSoC blocks, which are called user modules. Examples of user modules are ADCs, DACs, amplifiers, and filters. Configure the user modules for your chosen application and connect them to each other and to the proper pins. Then generate your project. This prepopulates your project with APIs and libraries that you can use to program your application.

The tool also supports easy development of multiple configurations and dynamic reconfiguration. Dynamic reconfiguration makes it possible to change configurations at run time. In essence, this allows you to use more than 100 percent of PSoC's resources for an application.

Code Generation Tools

The code generation tools work seamlessly within the PSoC Designer interface and have been tested with a full range of debugging tools. You can develop your design in C, assembly, or a combination of the two.

Assemblers. The assemblers allow you to merge assembly code seamlessly with C code. Link libraries automatically use absolute addressing or are compiled in relative mode, and are linked with other software modules to get absolute addressing.

C Language Compilers. C language compilers are available that support the PSoC family of devices. The products allow you to create complete C programs for the PSoC family devices. The optimizing C compilers provide all of the features of C, tailored to the PSoC architecture. They come complete with embedded libraries providing port and bus operations, standard keypad and display support, and extended math functionality.

Debugger

PSoC Designer has a debug environment that provides hardware in-circuit emulation, allowing you to test the program in a physical system while providing an internal view of the PSoC device. Debugger commands allow you to read and program and read and write data memory, and read and write I/O registers. You can read and write CPU registers, set and clear breakpoints, and provide program run, halt, and step control. The debugger also allows you to create a trace buffer of registers and memory locations of interest.

Online Help System

The online help system displays online, context-sensitive help. Designed for procedural and quick reference, each functional



subsystem has its own context-sensitive help. This system also provides tutorials and links to FAQs and an online support Forum to aid the designer.

In-Circuit Emulator

A low-cost, high-functionality in-circuit emulator (ICE) is available for development support. This hardware can program single devices.

The emulator consists of a base unit that connects to the PC using a USB port. The base unit is universal and operates with all PSoC devices. Emulation pods for each device family are available separately. The emulation pod takes the place of the PSoC device in the target board and performs full-speed (24 MHz) operation.

Designing with PSoC Designer

The development process for the PSoC device differs from that of a traditional fixed function microprocessor. The configurable analog and digital hardware blocks give the PSoC architecture a unique flexibility that pays dividends in managing specification change during development and by lowering inventory costs. These configurable resources, called PSoC Blocks, have the ability to implement a wide variety of user-selectable functions.

The PSoC development process can be summarized in the following four steps:

- 1. Select User Modules
- 2. Configure User Modules
- 3. Organize and Connect
- 4. Generate, Verify, and Debug

Select Components

PSoC Designer provides a library of pre-built, pre-tested hardware peripheral components called "user modules." User modules make selecting and implementing peripheral devices, both analog and digital, simple.

Configure Components

Each of the User Modules you select establishes the basic register settings that implement the selected function. They also provide parameters and properties that allow you to tailor their

precise configuration to your particular application. For example, a PWM User Module configures one or more

digital PSoC blocks, one for each 8 bits of resolution. The user module parameters permit you to establish the pulse width and duty cycle. Configure the parameters and properties to correspond to your chosen application. Enter values directly or by selecting values from drop-down menus. All the user modules are documented in datasheets that may be viewed directly in PSoC Designer or on the Cypress website. These user module datasheets explain the internal operation of the User Module and provide performance specifications. Each datasheet describes the use of each user module parameter, and other information you may need to successfully implement your design.

Organize and Connect

You build signal chains at the chip level by interconnecting user modules to each other and the I/O pins. You perform the selection, configuration, and routing so that you have complete control over all on-chip resources.

Generate, Verify, and Debug

When you are ready to test the hardware configuration or move on to developing code for the project, you perform the "Generate Configuration Files" step. This causes PSoC Designer to generate source code that automatically configures the device to your specification and provides the software for the system. The generated code provides application programming interfaces (APIs) with high-level functions to control and respond to hardware events at run time and interrupt service routines that you can adapt as needed.

A complete code development environment allows you to develop and customize your applications in C, assembly language, or both.

The last step in the development process takes place inside PSoC Designer's Debugger (access by clicking the Connect icon). PSoC Designer downloads the HEX image to the ICE where it runs at full speed. PSoC Designer debugging capabilities rival those of systems costing many times more. In addition

to traditional single-step, run-to-breakpoint and watch-variable features, the debug interface provides a large trace buffer and allows you to define complex breakpoint events that include monitoring address and data bus values, memory locations and external signals.



Pinouts


The automotive CY8C24x23A PSoC device is available in a variety of packages which are listed and illustrated in the following tables. Every port pin (labeled with a "P") is capable of digital I/O. However, V_{SS} , V_{DD} , and XRES are not capable of digital I/O.

20-Pin Part Pinout

Table 2. 20-Pin Part Pinout (Shrink Small-Outline Package (SSOP))

Pin	Ту	ре	Pin	Description
No.	Digital	Analog	Name	Description
1	I/O	I	P0[7]	Analog column mux input
2	I/O	I/O	P0[5]	Analog column mux input and column output
3	I/O	I/O	P0[3]	Analog column mux input and column output
4	I/O	ı	P0[1]	Analog column mux input
5	Po	wer	V_{SS}	Ground connection
6	1/0		P1[7]	I ² C serial clock (SCL)
7	I/O		P1[5]	I ² C serial data (SDA)
8	I/O		P1[3]	
9	I/O		P1[1]	Crystal input (XTALin), I ² C serial clock (SCL), ISSP-SCLK ^[5]
10	Po	wer	V_{SS}	Ground connection
11	I/O		P1[0]	Crystal output (XTALout), I ² C serial data (SDA), ISSP-SDATA ^[5]
12	I/O		P1[2]	
13	I/O		P1[4]	Optional external clock input (EXTCLK)
14	I/O		P1[6]	
15	In	out	XRES	Active high external reset with internal pull down
16	I/O	I	P0[0]	Analog column mux input
17	I/O	I	P0[2]	Analog column mux input
18	I/O	I	P0[4]	Analog column mux input
19	I/O	I	P0[6]	Analog column mux input
20	Po	wer	V_{DD}	Supply voltage

Figure 3. CY8C24223A 20-Pin PSoC Device



 $\textbf{LEGEND}\text{: } A = Analog, \ I = Input, \ and \ O = Output.$

Note

^{5.} These are the ISSP pins, which are not high Z when coming out of POR. See the PSoC Technical Reference Manual for details.




28-Pin Part Pinout

Table 3. 28-Pin Part Pinout (SSOP)

Pin	Ту	pe	Pin	Decemention			
No.	Digital	Analog	Name	Description			
1	I/O	I	P0[7]	Analog column mux input			
2	I/O	I/O	P0[5]	Analog column mux input and column output			
3	I/O	I/O	P0[3]	Analog column mux input and column output			
4	I/O	I	P0[1]	Analog column mux input			
5	I/O		P2[7]				
6	I/O		P2[5]				
7	I/O	I	P2[3]	Direct switched capacitor block input			
8	I/O	ı	P2[1]	Direct switched capacitor block input			
9	Po	wer	V_{SS}	Ground connection			
10	I/O		P1[7]	I ² C serial clock (SCL)			
11	I/O		P1[5]	I ² C serial data (SDA)			
12	I/O		P1[3]				
13	I/O		P1[1]	Crystal input (XTALin), I ² C serial clock (SCL), ISSP-SCLK ^[6]			
14	Po	wer	V_{SS}	Ground connection			
15	I/O		P1[0]	Crystal output (XTALout), I ² C serial data (SDA), ISSP-SDATA ^[6]			
16	I/O		P1[2]				
17	I/O		P1[4]	Optional external clock input (EXTCLK)			
18	I/O		P1[6]				
19	Inj	out	XRES	Active high external reset with internal pull down			
20	I/O	ı	P2[0]	Direct switched capacitor block input			
21	I/O	ı	P2[2]	Direct switched capacitor block input			
22	I/O		P2[4]	External analog ground (AGND)			
23	I/O		P2[6]	External voltage reference (VRef)			
24	I/O	ı	P0[0]	Analog column mux input			
25	I/O	I	P0[2]	Analog column mux input			
26	I/O	I	P0[4]	Analog column mux input			
27	I/O	I	P0[6]	Analog column mux input			
28	Po	wer	V_{DD}	Supply voltage			

Figure 4. CY8C24423A 28-Pin PSoC Device



LEGEND: A = Analog, I = Input, and O = Output.

Note

^{6.} These are the ISSP pins, which are not high Z when coming out of POR. See the PSoC Technical Reference Manual for details.



Registers

Register Conventions

This section lists the registers of the automotive CY8C24x23A PSoC device. For detailed register information, refer to the PSoC Technical Reference Manual.

The register conventions specific to this section are listed in the following table.

Table 4. Abbreviations

Convention	Description
R	Read register or bit(s)
W	Write register or bit(s)
L	Logical register or bit(s)
С	Clearable register or bit(s)
#	Access is bit specific

Register Mapping Tables

The PSoC device has a total register address space of 512 bytes. The register space is referred to as I/O space and is divided into two banks, bank 0 and bank 1. The XIO bit in the Flag register (CPU_F) determines which bank the user is currently in. When the XIO bit is set to '1', the user is in bank 1.

Note In the following register mapping tables, blank fields are Reserved and must not be accessed.



Table 5. Register Map Bank 0 Table: User Space

Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access	Name	Addr (0,Hex)	Access
PRT0DR	00	RW		40		ASC10CR0	80	RW		C0	
PRT0IE	01	RW		41		ASC10CR1	81	RW		C1	
PRT0GS	02	RW		42		ASC10CR2	82	RW		C2	
PRT0DM2	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DR	04	RW		44		ASD11CR0	84	RW		C4	
PRT1IE	05	RW		45		ASD11CR1	85	RW		C5	1
PRT1GS	06	RW		46		ASD11CR2	86	RW		C6	1
PRT1DM2	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DR	08	RW		48			88			C8	
PRT2IE	09	RW		49		1	89			C9	
PRT2GS	0A	RW		4A			8A			CA	1
PRT2DM2	0B	RW		4B			8B			CB	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	1
	0F			4F		-	8F			CF	
	10					ASD20CR0	90	RW		D0	
				50							
	11 12			51		ASD20CR1 ASD20CR2	91 92	RW		D1 D2	
				52							
	13			53		ASD20CR3	93	RW		D3	<u> </u>
	14			54		ASC21CR0	94	RW		D4	<u> </u>
	15			55		ASC21CR1	95	RW	100.073	D5	
	16			56		ASC21CR2	96	RW	I2C_CFG	D6	RW
	17			57		ASC21CR3	97	RW	I2C_SCR	D7	#
	18			58			98		I2C_DR	D8	RW
	19			59			99		I2C_MSCR	D9	#
	1A			5A			9A		INT_CLR0	DA	RW
	1B			5B			9B		INT_CLR1	DB	RW
	1C			5C			9C			DC	
	1D			5D			9D		INT_CLR3	DD	RW
	1E			5E			9E		INT_MSK3	DE	RW
	1F			5F			9F			DF	
DBB00DR0	20	#	AMX_IN	60	RW		A0		INT_MSK0	E0	RW
DBB00DR1	21	W		61			A1		INT_MSK1	E1	RW
DBB00DR2	22	RW		62			A2		INT_VC	E2	RC
DBB00CR0	23	#	ARF_CR	63	RW		A3		RES_WDT	E3	W
DBB01DR0	24	#	CMP_CR0	64	#		A4		DEC_DH	E4	RC
DBB01DR1	25	W	ASY_CR	65	#		A5		DEC_DL	E5	RC
DBB01DR2	26	RW	CMP_CR1	66	RW		A6		DEC_CR0	E6	RW
DBB01CR0	27	#	_	67			A7		DEC_CR1	E7	RW
DCB02DR0	28	#		68			A8		MUL_X	E8	W
DCB02DR1	29	W		69			A9		MUL Y	E9	W
DCB02DR2	2A	RW		6A			AA		MUL_DH	EA	R
DCB02CR0	2B	#		6B		1	AB		MUL_DL	EB	R
DCB03DR0	2C	#		6C		1	AC		ACC_DR1	EC	RW
DCB03DR1	2D	W		6D		1	AD		ACC DR0	ED	RW
DCB03DR1	2E	RW		6E		1	AE		ACC_DR0 ACC_DR3	EE	RW
DCB03DR2	2F	#		6F		1	AF		ACC_DR3 ACC_DR2	EF	RW
PODUJONU	30	#	ACB00CR3	70	RW	RDI0RI	B0	RW	7.00_DRZ	F0	1744
	31		ACB00CR3	70	RW	RDI0SYN	B0 B1	RW		F0 F1	-
			ACB00CR0 ACB00CR1								+
	32			72	RW	RDI0IS	B2	RW		F2	
	33		ACBOOCR2	73	RW	RDIOLTO	B3	RW		F3	_
	34		ACB01CR3	74	RW	RDIOLT1	B4	RW		F4	<u> </u>
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	ļ
	36		ACB01CR1	76	RW	RDI0RO1	B6	RW	0011.5	F6	<u> </u>
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	ļ
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
									T		+
	3D			7D			BD			FD	
	3D 3E			7D 7E			BD BE		CPU_SCR1	FD FE	#

Blank fields are Reserved and must not be accessed.

Access is bit specific.



Table 6. Register Map Bank 1 Table: Configuration Space

Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access	Name	Addr (1,Hex)	Access
PRT0DM0	00	RW		40		ASC10CR0	80	RW		C0	
PRT0DM1	01	RW		41		ASC10CR1	81	RW		C1	
PRT0IC0	02	RW		42		ASC10CR2	82	RW		C2	
PRT0IC1	03	RW		43		ASC10CR3	83	RW		C3	
PRT1DM0	04	RW		44		ASD11CR0	84	RW		C4	
PRT1DM1	05	RW		45		ASD11CR1	85	RW		C5	
PRT1IC0	06	RW		46		ASD11CR2	86	RW		C6	
PRT1IC1	07	RW		47		ASD11CR3	87	RW		C7	
PRT2DM0	08	RW		48			88			C8	
PRT2DM1	09	RW		49			89			C9	
PRT2IC0	0A	RW		4A			8A			CA	
PRT2IC1	0B	RW		4B			8B			СВ	
	0C			4C			8C			CC	
	0D			4D			8D			CD	
	0E			4E			8E			CE	
	0F			4F			8F			CF	
	10			50		ASD20CR0	90	RW	GDI_O_IN	D0	RW
	11			51		ASD20CR1	91	RW	GDI_E_IN	D1	RW
	12			52		ASD20CR2	92	RW	GDI_O_OU	D2	RW
	13			53		ASD20CR3	93	RW	GDI_E_OU	D3	RW
	14			54		ASC21CR0	94	RW		D4	
	15			55		ASC21CR1	95	RW		D5	
	16			56		ASC21CR2	96	RW		D6	
	17			57		ASC21CR3	97	RW		D7	<u> </u>
	18			58		7100210110	98	1111		D8	
	19			59			99			D9	—
	1A			5A			9A			DA	
	1B			5B			9B			DB	-
	1C			5C			9C			DC	—
	1D			5D			9D		OSC_GO_EN	DD	RW
	1E			5E			9E		OSC_GO_EN	DE	RW
	1F			5F			9F		OSC_CR4	DF	RW
DDDOOEN		DW	CLK_CR0		DW				OSC_CR3	E0	
DBB00FN	20	RW		60	RW		A0			1	RW RW
DBB00IN	21	RW	CLK_CR1	61	RW		A1		OSC_CR1	E1	
DBB00OU	22	RW	ABF_CR0	62	RW		A2		OSC_CR2	E2	RW
DDDO4EN	23	DW	AMD_CR0	63	RW		A3		VLT_CR	E3	RW
DBB01FN	24	RW		64			A4		VLT_CMP	E4	R
DBB01IN	25	RW	1110 001	65	514/		A5			E5	<u> </u>
DBB01OU	26	RW	AMD_CR1	66	RW		A6			E6	<u> </u>
DODOGENI	27	B14/	ALT_CR0	67	RW		A7			E7	147
DCB02FN	28	RW		68			A8		IMO_TR	E8	W
DCB02IN	29	RW		69			A9		ILO_TR	E9	W
DCB02OU	2A	RW		6A			AA		BDG_TR	EA	RW
	2B			6B			AB		ECO_TR	EB	W
DCB03FN	2C	RW		6C			AC			EC	<u> </u>
DCB03IN	2D	RW		6D			AD			ED	<u> </u>
DCB03OU	2E	RW		6E			AE			EE	L
	2F			6F			AF			EF	
	30		ACB00CR3	70	RW	RDI0RI	B0	RW		F0	
	31		ACB00CR0	71	RW	RDI0SYN	B1	RW		F1	
	32		ACB00CR1	72	RW	RDI0IS	B2	RW		F2	
	33		ACB00CR2	73	RW	RDI0LT0	В3	RW		F3	
	34		ACB01CR3	74	RW	RDI0LT1	B4	RW		F4	
	35		ACB01CR0	75	RW	RDI0RO0	B5	RW		F5	
	36		ACB01CR1	76	RW	RDI0RO1	В6	RW		F6	
	37		ACB01CR2	77	RW		B7		CPU_F	F7	RL
	38			78			B8			F8	
	39			79			B9			F9	
	3A			7A			BA			FA	
	3B			7B			BB			FB	
	3C			7C			BC			FC	
			1	7D	 	1	BD		1	FD	—
	3D										
	3D 3E			7E			BE		CPU_SCR1	FE	#

Blank fields are Reserved and must not be accessed.

Access is bit specific.



Electrical Specifications

This section presents the DC and AC electrical specifications of the automotive CY8C24x23A PSoC devices. For the latest electrical specifications, visit http://www.cypress.com.

Specifications are valid for –40 °C \leq T_A \leq 85 °C and T_J \leq 100 °C, except where noted.

Refer to Table 21 on page 27 for the electrical specifications of the IMO using slow IMO (SLIMO) mode.

Figure 5. Voltage versus CPU Frequency





Figure 6. IMO Frequency Trim Options





Absolute Maximum Ratings

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Table 7. Absolute Maximum Ratings

Symbol	Description	Min	Тур	Max	Units	Notes
T _{STG}	Storage temperature	- 55	25	+100	°C	Higher storage temperatures reduce data retention time. Recommended storage temperature is +25 °C ±25 °C. Time spent in storage at a temperature greater than 65 °C counts toward the Flash _{DR} electrical specification in Table 20 on page 26.
T _{BAKETEMP}	Bake temperature	_	125	See package label	°C	
t _{BAKETIME}	Bake time	See package label	-	72	Hours	
T _A	Ambient temperature with power applied	-40	-	+85	°C	
V_{DD}	Supply voltage on V _{DD} relative to V _{SS}	-0.5	_	+6.0	V	
V _{IO}	DC input voltage	V _{SS} - 0.5	_	V _{DD} + 0.5	V	
V_{IOZ}	DC voltage applied to tristate	V _{SS} - 0.5	-	V _{DD} + 0.5	V	
I _{MIO}	Maximum current into any port pin	-25	-	+50	mΑ	
ESD	Electrostatic discharge voltage	2000	_	_	V	Human body model ESD.
LU	Latch up current	_	_	200	mA	

Operating Temperature

Table 8. Operating Temperature

Symbol	Description	Min	Тур	Max	Units	Notes
T _A	Ambient temperature	-40	-	+85	°C	
TJ	Junction temperature	-40	1	+100	°C	The temperature rise from ambient to junction is package specific. See Table 33 on page 37. The user must limit the power consumption to comply with this requirement.



DC Electrical Characteristics

DC Chip-Level Specifications

Table 9 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 9. DC Chip-Level Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V_{DD}	Supply voltage	3.0	ı	5.25	V	See DC POR and LVD specifications, Table 19 on page 25.
I _{DD}	Supply current	_	5	8	mA	Conditions are $V_{DD} = 5.0 \text{ V}$, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, analog power = off. IMO = 24 MHz.
I _{DD3}	Supply current	_	3.3	6.0	mA	Conditions are $V_{DD}=3.3 \text{ V}$, CPU = 3 MHz, 48 MHz disabled, VC1 = 1.5 MHz, VC2 = 93.75 kHz, VC3 = 93.75 kHz, Analog power = off. IMO = 24 MHz.
I _{SB}	Sleep (mode) current with POR, LVD, sleep timer, and WDT. ^[7]	_	3	6.5	μА	$V_{DD} = 3.3 \text{ V}, -40 \text{ °C} \le T_A \le 55 \text{ °C},$ Analog power = off.
I _{SBH}	Sleep (mode) current with POR, LVD, sleep timer, and WDT at high temperature. ^[7]	-	4	25	μА	V_{DD} = 3.3 V, 55 °C < $T_A \le$ 85 °C, Analog power = off.
I _{SBXTL}	Sleep (mode) current with POR, LVD, sleep timer, WDT, and external crystal. ^[7]	-	4	7.5	μА	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. $V_{DD} = 3.3 \text{ V}, -40 \text{ °C} \leq T_A \leq 55 \text{ °C},$ Analog power = off.
I _{SBXTLH}	Sleep (mode) current with POR, LVD, sleep timer, WDT, and external crystal at high temperature. ^[7]	-	5	26	μА	Conditions are with properly loaded, 1 μ W max, 32.768 kHz crystal. V _{DD} = 3.3 V, 55 °C < T _A \leq 85 °C, Analog power = off.
V_{REF}	Reference voltage (bandgap)	1.28	1.30	1.32	V	Trimmed for appropriate V _{DD} .

Note

^{7.} Standby current includes all functions (POR, LVD, WDT, sleep timer) needed for reliable system operation. This must be compared with devices that have similar functions enabled.



DC GPIO Specifications

Table 10 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 10. DC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{PU}	Pull-up resistor	4	5.6	8	kΩ	
R _{PD}	Pull-down resistor	4	5.6	8	kΩ	Also applies to the internal pull-down resistor on the XRES pin.
V _{OH}	High output level	V _{DD} – 1.0	-	-	V	I_{OH} = 10 mA, V_{DD} = 4.75 to 5.25 V (maximum 40 mA on even port pins (for example, P0[2], P1[4]), maximum 40 mA on odd port pins (for example, P0[3], P1[5])). 80 mA maximum combined I_{OH} budget.
V _{OL}	Low output level	-	-	0.75	V	I_{OL} = 25 mA, V_{DD} = 4.75 to 5.25 V (maximum 100 mA on even port pins (for example, P0[2], P1[4]), maximum 100 mA on odd port pins (for example, P0[3], P1[5])). 150 mA maximum combined I_{OL} budget.
I _{OH}	High-level source current	10	_	-	mA	$V_{OH} \ge V_{DD} - 1.0$ V, see the limitations of the total current in the note for V_{OH} .
I _{OL}	Low-level sink current	25	_	-	mA	$V_{OL} \le 0.75 \text{ V}$, see the limitations of the total current in the note for V_{OL} .
V_{IL}	Input low level	_	-	0.8	V	
V _{IH}	Input high level	2.1	_		V	
V _H	Input hysteresis	_	60	_	mV	
I _{IL}	Input leakage (absolute value)	_	1	_	nA	Gross tested to 1 μA.
C _{IN}	Capacitive load on pins as input	_	3.5	10	pF	Package and pin dependent. T _A = 25 °C
C _{OUT}	Capacitive load on pins as output	_	3.5	10	pF	Package and pin dependent. T _A = 25 °C



DC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

The operational amplifier is a component of both the analog CT PSoC blocks and the analog SC PSoC blocks. The guaranteed specifications are measured in the analog CT PSoC block.

Table 11. 5-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	- - -	1.6 1.3 1.2	10 8 7.5	mV mV mV	
TCV _{OSOA}	Average input offset voltage drift	-	7.0	35.0	μV/°C	
I _{EBOA}	Input leakage current (Port 0 analog pins)	-	20	_	pА	Gross tested to 1 μA.
C _{INOA}	Input capacitance (Port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. T _A = 25 °C.
V _{CMOA}	Common mode voltage range Common mode voltage range (high power or high opamp bias)	0.0 0.5	-	V _{DD} V _{DD} – 0.5	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open loop gain Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	60 60 80	1 1 1	- - -	dB dB dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
V _{OHIGHOA}	High output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	V _{DD} - 0.2 V _{DD} - 0.2 V _{DD} - 0.5	- - -	- - -	V V V	
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	_ _ _ _	- - -	0.2 0.2 0.5	V V V	
Isoa	Supply current (including associated AGND buffer) Power = low, Opamp bias = high Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high Power = high, Opamp bias = high	- - - - -	150 300 600 1200 2400 4600	200 400 800 1600 3200 6400	μΑ μΑ μΑ μΑ μΑ	
PSRR _{OA}	Supply voltage rejection ratio	64	80	_	dB	$V_{SS} \le V_{IN} \le (V_{DD} - 2.25 \text{ V}) \text{ or } (V_{DD} - 1.25 \text{ V}) \le V_{IN} \le V_{DD}.$



Table 12. 3.3-V DC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOA}	Input offset voltage (absolute value) Power = low, Opamp bias = high Power = medium, Opamp bias = high Power = high, Opamp bias = high	_ _ _	1.65 1.32 -	10 8 -	mV mV mV	Power = high, Opamp bias = high is not allowed.
TCV _{OSOA}	Average input offset voltage drift	-	7.0	35.0	μV/°C	
I _{EBOA}	Input leakage current (Port 0 analog pins)	_	20	-	pА	Gross tested to 1 μA.
C _{INOA}	Input capacitance (Port 0 analog pins)	_	4.5	9.5	pF	Package and pin dependent. T _A = 25 °C
V _{CMOA}	Common mode voltage range	0.2	1	V _{DD} – 0.2	V	The common-mode input voltage range is measured through an analog output buffer. The specification includes the limitations imposed by the characteristics of the analog output buffer.
G _{OLOA}	Open loop gain Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	60 60 80	1 1 1	_ _ _	dB dB dB	Specification is applicable at high power. For all other bias modes (except high power, high opamp bias), minimum is 60 dB.
V _{OHIGHOA}	High output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	V _{DD} - 0.2 V _{DD} - 0.2 V _{DD} - 0.2		_ _ _	V V V	
V _{OLOWOA}	Low output voltage swing (internal signals) Power = low, Opamp bias = low Power = medium, Opamp bias = low Power = high, Opamp bias = low	_ _ _	1 1 1	0.2 0.2 0.2	V V V	
I _{SOA}	Supply current (including associated AGND buffer) Power = low, Opamp bias = low Power = low, Opamp bias = high Power = medium, Opamp bias = low Power = medium, Opamp bias = high Power = high, Opamp bias = low Power = high, Opamp bias = high	- - - -	150 300 600 1200 2400	200 400 800 1600 3200	μΑ μΑ μΑ μΑ μΑ	Power = high, Opamp bias = high is not allowed.
PSRR _{OA}	Supply voltage rejection ratio	64	80	_	dB	$V_{SS} \le VIN \le (V_{DD} - 2.25)$ or $(V_{DD} - 1.25 \text{ V}) \le VIN \le V_{DD}$.

DC Low Power Comparator Specifications

Table 13 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$, 3.0~V to 3.6~V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5~V at $25~^{\circ}\text{C}$ and are for design guidance only.

Table 13. DC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{REFLPC}	Low power comparator (LPC) reference voltage range	0.2	-	V _{DD} – 1	V	
I _{SLPC}	LPC supply current	1	10	40	μА	
V _{OSLPC}	LPC voltage offset	ı	2.5	30	mV	

Page 19 of 50



DC Analog Output Buffer Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 14. 5-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input offset voltage (absolute value)	_	3	12	mV	
TCV _{OSOB}	Average input offset voltage drift	_	+6	_	μV/°C	
V _{CMOB}	Common mode input voltage range	0.5	-	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = low Power = high		1		Ω	
V _{OHIGHOB}	High output voltage swing (Load = 32Ω to $V_{DD}/2$) Power = low Power = high	0.5 × V _{DD} + 1.1 0.5 × V _{DD} + 1.1			V	
V _{OLOWOB}	Low output voltage swing (Load = 32Ω to $V_{DD}/2$) Power = low Power = high	- -	_	0.5 × V _{DD} – 1.3 0.5 × V _{DD} – 1.3	V	
I _{SOB}	Supply current including bias cell (no load) Power = low Power = high		1.1 2.6	5.1 8.8	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	52	64	_	dB	$V_{OUT} > (V_{DD} - 1.25).$
C _L	Load Capacitance	_	Ι	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.

Table 15. 3.3-V DC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{OSOB}	Input offset voltage (absolute value)	_	3	12	mV	
TCV _{OSOB}	Average input offset voltage drift	_	+6	_	μV/°C	
V _{CMOB}	Common mode input voltage range	0.5	_	V _{DD} – 1.0	V	
R _{OUTOB}	Output resistance Power = low Power = high	-	1	_	Ω	
V _{OHIGHOB}	High output voltage swing (Load = 1 k Ω to V _{DD} /2) Power = low Power = high	0.5 × V _{DD} + 1.0 0.5 × V _{DD} + 1.0	_ _	_ _	V V	
V _{OLOWOB}	Low output voltage swing (Load = 1 k Ω to V _{DD} /2) Power = low Power = high		_ _	0.5 × V _{DD} – 1.0 0.5 × V _{DD} – 1.0	V V	
I _{SOB}	Supply current including bias cell (no load) Power = low Power = high		0.8 2.0	2.0 4.3	mA mA	
PSRR _{OB}	Supply voltage rejection ratio	52	64	_	dB	$V_{OUT} > (V_{DD} - 1.25).$
C _L	Load Capacitance	-	_	200	pF	This specification applies to the external circuit that is being driven by the analog output buffer.



DC Analog Reference Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{\text{A}} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{\text{A}} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

The guaranteed specifications are measured through the analog continuous time PSoC blocks. The power levels for AGND refer to the power of the analog continuous time PSoC block. The power levels for RefHi and RefLo refer to the Analog Reference Control register. The limits stated for AGND include the offset error of the AGND buffer local to the analog continuous time PSoC block. Reference control power is high.

Note Avoid using P2[4] for digital signaling when using an analog resource that depends on the analog reference. Some coupling of the digital signal may appear on the AGND.

Table 16. 5-V DC Analog Reference Specifications

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b000	RefPower = high	V_{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.136	$V_{DD}/2 + 1.288$	$V_{DD}/2 + 1.409$	V
	Opamp bias = high	V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.138$	$V_{DD}/2 + 0.003$	$V_{DD}/2 + 0.132$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.417 V _{DD} /2 – 1.289		V _{DD} /2 – 1.154	V
	RefPower = high	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.202	V _{DD} /2 + 1.290	V _{DD} /2 + 1.358	V
	Opamp bias = low	V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.055$	$V_{DD}/2 + 0.001$	$V_{DD}/2 + 0.055$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.369	V _{DD} /2 – 1.295	V _{DD} /2 – 1.218	V
	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.211	V _{DD} /2 + 1.292	V _{DD} /2 + 1.357	V
	Opamp bias = high	V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.055$	V _{DD} /2	$V_{DD}/2 + 0.052$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.368	V _{DD} /2 – 1.298	V _{DD} /2 – 1.224	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.215	V _{DD} /2 + 1.292	$V_{DD}/2 + 1.353$	V
		V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.040$	V _{DD} /2 – 0.001	$V_{DD}/2 + 0.033$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.368	V _{DD} /2 – 1.299	V _{DD} /2 – 1.225	V
0b001	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.076	P2[4] + P2[6] - 0.021	P2[4]+P2[6]+ 0.041	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4]-P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.025	P2[4]-P2[6]+ 0.011	P2[4]-P2[6]+ 0.085	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.069	P2[4] + P2[6] - 0.014	P2[4]+P2[6]+ 0.043	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.029	P2[4]-P2[6]+ 0.005	P2[4]-P2[6]+ 0.052	V
	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.072	P2[4] + P2[6] - 0.011	P2[4]+P2[6]+ 0.048	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.031	P2[4]-P2[6]+ 0.002	P2[4]-P2[6]+ 0.057	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] + P2[6] - 0.070	P2[4] + P2[6] - 0.009	P2[4]+P2[6]+ 0.047	V
		V _{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V_{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 1.3 V)	P2[4] – P2[6] – 0.033	P2[4]-P2[6]+ 0.001	P2[4]-P2[6]+ 0.039	V



Table 16. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b010	RefPower = high	V _{REFHI}	Ref High	V _{DD}	V _{DD} – 0.121	V _{DD} – 0.003	V _{DD}	V
	Opamp bias = high	V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.040$	V _{DD} /2	$V_{DD}/2 + 0.034$	V
		V_{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.006	V _{SS} + 0.019	V
	RefPower = high	V _{REFHI}	Ref High	V_{DD}	V _{DD} - 0.083	V _{DD} – 0.002	V_{DD}	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.040	V _{DD} /2 – 0.040 V _{DD} /2 – 0.001		V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.004	V _{SS} + 0.016	V
	RefPower = medium	V _{REFHI}	Ref High	V_{DD}	V _{DD} – 0.075	V _{DD} – 0.002	V_{DD}	V
	Opamp bias = high	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.040	V _{DD} /2 – 0.001	$V_{DD}/2 + 0.032$	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.015	V
	RefPower = medium	V _{REFHI}	Ref High	V_{DD}	V _{DD} - 0.074	V _{DD} – 0.002	V _{DD}	V
	Opamp bias = low	V _{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.040	V _{DD} /2 – 0.001	$V_{DD}/2 + 0.032$	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.002	V _{SS} + 0.014	V
0b011	RefPower = high	V _{REFHI}	Ref High	3 × Bandgap	3.753	3.874	3.979	V
	Opamp bias = high	V _{AGND}	AGND	2 × Bandgap	2.511	2.590	2.657	V
		V _{REFLO}	Ref Low	Bandgap	1.243	1.297	1.333	V
	RefPower = high	V _{REFHI}	Ref High	3 × Bandgap	3.767	3.881	3.974	V
	Opamp bias = low	V _{AGND}	AGND	2 × Bandgap	2.518	2.592	2.652	V
		V _{REFLO}	Ref Low	Bandgap	1.241	1.295	1.330	V
	RefPower = medium	V _{REFHI}	Ref High	3 × Bandgap	2.771	3.885	3.979	V
	Opamp bias = high	Opamp bias = high V_{AGND} AGND 2 x Bandgap		2 × Bandgap	2.521	2.593	2.649	V
		V _{REFLO}	Ref Low	Bandgap	1.240	1.295	1.331	V
	RefPower = medium	V _{REFHI}	Ref High	3 × Bandgap	3.771	3.887	3.977	V
	Opamp bias = low	V _{AGND}	AGND	2 × Bandgap	2.522	2.594	2.648	V
		V _{REFLO}	Ref Low	Bandgap	1.239	1.295	1.332	V
0b100	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	2 x Bandgap + P2[6] (P2[6] = 1.3 V)	2.481 + P2[6]	2.569 + P2[6]	2.639 + P2[6]	V
		V _{AGND}	AGND	2 × Bandgap	2.511	2.590	2.658	V
		V_{REFLO}	Ref Low	2 × Bandgap – P2[6] (P2[6] = 1.3 V)	2.515 – P2[6]	2.602 - P2[6]	2.654 - P2[6]	V
	RefPower = high Opamp bias = low	V _{REFHI}	Ref High	2 x Bandgap + P2[6] (P2[6] = 1.3 V)	2.498 + P2[6]	2.579 + P2[6]	2.642 + P2[6]	V
		V_{AGND}	AGND	2 x Bandgap	2.518	2.592	2.652	V
		V_{REFLO}	Ref Low	2 x Bandgap – P2[6] (P2[6] = 1.3 V)	2.513 – P2[6]	2.598 - P2[6]	2.650 - P2[6]	V
	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	2 x Bandgap + P2[6] (P2[6] = 1.3 V)	2.504 + P2[6]	2.583 + P2[6]	2.646 + P2[6]	V
		V_{AGND}	AGND	2 x Bandgap	2.521	2.592	2.650	V
		V _{REFLO}	Ref Low	2 x Bandgap - P2[6] (P2[6] = 1.3 V)	2.513 – P2[6]	2.596 - P2[6]	2.649 - P2[6]	V
	RefPower = medium Opamp bias = low	V_{REFHI}	Ref High	2 x Bandgap + P2[6] (P2[6] = 1.3 V)	2.505 + P2[6]	2.586 + P2[6]	2.648 + P2[6]	V
		V_{AGND}	AGND	2 x Bandgap	2.521	2.594	2.648	V
		V _{REFLO}	Ref Low	2 x Bandgap – P2[6] (P2[6] = 1.3 V)	2.513 – P2[6]	2.595 - P2[6]	2.648 - P2[6]	V



Table 16. 5-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3] Reference Power Symbol Reference Description Min Typ	Max	
		Units
0b101 RefPower = high Opamp bias = high V_{REFHI} Ref High $P2[4] + Bandgap$ $P2[4] + 1.228$ $P2[4] + 1.284$	P2[4] + 1.332	V
V _{AGND} AGND P2[4] P2[4] P2[4]	P2[4]	_
V_{REFLO} Ref Low $P2[4] - Bandgap$ $P2[4] - 1.358$ $P2[4] - 1.293$ $P2[4] - 1.293$	P2[4] – 1.226	V
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	P2[4] + 1.332	V
V _{AGND} AGND P2[4] P2[4] P2[4]	P2[4]	-
V_{REFLO} Ref Low $P2[4] - Bandgap$ $P2[4] - 1.357$ $P2[4] - 1.297$ $P2[4] - 1.297$	P2[4] – 1.229	V
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	P2[4] + 1.337	V
V _{AGND} AGND P2[4] P2[4] P2[4]	P2[4]	-
V_{REFLO} Ref Low $P2[4] - Bandgap$ $P2[4] - 1.356$ $P2[4] - 1.299$ $P2[4] - 1.299$	P2[4] – 1.232	V
	P2[4] + 1.337	V
V _{AGND} AGND P2[4] P2[4] P2[4]	P2[4]	_
V _{REFLO} Ref Low P2[4] – Bandgap P2[4] – 1.357 P2[4] – 1.300 P2[4] – 1.300	P2[4] – 1.233	V
0b110 RefPower = high V _{REFHI} Ref High 2 x Bandgap 2.512 2.594	2.654	V
Opamp bias = high V _{AGND} AGND Bandgap 1.250 1.303	1.346	V
V _{REFLO} Ref Low V _{SS} V _{SS} V _{SS} + 0.011	V _{SS} + 0.027	V
RefPower = high V _{REFHI} Ref High 2 x Bandgap 2.515 2.592	2.654	V
Opamp bias = low V _{AGND} AGND Bandgap 1.253 1.301	1.340	V
V _{REFLO} Ref Low V _{SS} V _{SS} V _{SS} + 0.006	V _{SS} + 0.02	V
RefPower = medium V _{REFHI} Ref High 2 x Bandgap 2.518 2.593	2.651	V
Opamp bias = high V _{AGND} AGND Bandgap 1.254 1.301	1.338	V
V _{REFLO} Ref Low V _{SS} V _{SS} V _{SS} + 0.004	V _{SS} + 0.017	V
RefPower = medium V _{REFHI} Ref High 2 × Bandgap 2.517 2.594	2.650	V
Opamp bias = low V _{AGND} AGND Bandgap 1.255 1.300	1.337	V
V_{REFLO} Ref Low V_{SS} V_{SS} V_{SS} + 0.003	$V_{SS} + 0.015$	V
0b111 RefPower = high V _{REFHI} Ref High 3.2 x Bandgap 4.011 4.143	4.203	V
Opamp bias = high V_{AGND} AGND 1.6 x Bandgap 2.020 2.075	2.118	V
V _{REFLO} Ref Low V _{SS} V _{SS} V _{SS} + 0.011	$V_{SS} + 0.026$	V
RefPower = high V _{REFHI} Ref High 3.2 x Bandgap 4.022 4.138	4.203	V
Opamp bias = low V _{AGND} AGND 1.6 x Bandgap 2.023 2.075	2.114	V
V _{REFLO} Ref Low V _{SS} V _{SS} V _{SS} + 0.006	$V_{SS} + 0.017$	V
RefPower = medium V _{REFHI} Ref High 3.2 x Bandgap 4.026 4.141	4.207	V
Opamp bias = high V_{AGND} AGND 1.6 x Bandgap 2.024 2.075	2.114	V
V _{REFLO} Ref Low V _{SS} V _{SS} V _{SS} + 0.004	$V_{SS} + 0.015$	V
RefPower = medium V _{REFHI} Ref High 3.2 x Bandgap 4.030 4.143	4.206	V
Opamp bias – law	2.112	V
Opamp bias = low V_{AGND} AGND $1.6 \times Bandgap$ 2.024 2.076		



Table 17. 3.3-V DC Analog Reference Specifications

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b000	RefPower = high	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.170	V _{DD} /2 + 1.288	V _{DD} /2 + 1.376	V
	Opamp bias = high	V_{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.098	$V_{DD}/2 + 0.003$	$V_{DD}/2 + 0.097$	V
		V_{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.386	V _{DD} /2 – 1.287	V _{DD} /2 – 1.169	V
	RefPower = high	V_{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.210	V _{DD} /2 + 1.290	V _{DD} /2 + 1.355	V
	Opamp bias = low	V_{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.055	$V_{DD}/2 + 0.001$	$V_{DD}/2 + 0.054$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.359 V _{DD} /2 – 1.292		V _{DD} /2 – 1.214	V
	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.198	V _{DD} /2 + 1.292	V _{DD} /2 + 1.368	V
	Opamp bias = high	V_{AGND}	AGND	V _{DD} /2	V _{DD} /2 – 0.041	V _{DD} /2	$V_{DD}/2 + 0.04$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.362	V _{DD} /2 – 1.295	V _{DD} /2 – 1.220	V
	RefPower = medium	V _{REFHI}	Ref High	V _{DD} /2 + Bandgap	V _{DD} /2 + 1.202	V _{DD} /2 + 1.292	V _{DD} /2 + 1.364	V
	Opamp bias = low	V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.033$	V _{DD} /2	$V_{DD}/2 + 0.030$	V
		V _{REFLO}	Ref Low	V _{DD} /2 – Bandgap	V _{DD} /2 – 1.364	V _{DD} /2 – 1.297	V _{DD} /2 – 1.222	V
0b001	RefPower = high Opamp bias = high	V_{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.072	P2[4]+P2[6]- 0.017	P2[4]+P2[6]+ 0.041	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4]-P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.029	P2[4]-P2[6]+ 0.010	P2[4]-P2[6]+ 0.048	V
	RefPower = high Opamp bias = low	V_{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.066	P2[4] + P2[6] – 0.010	P2[4]+P2[6]+ 0.043	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V_{REFLO}	Ref Low	P2[4]–P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.024	P2[4]-P2[6]+ 0.004	P2[4]-P2[6]+ 0.034	V
	RefPower = medium Opamp bias = high	V_{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.073	P2[4]+P2[6]- 0.007	P2[4]+P2[6]+ 0.053	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4]-P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.028	P2[4]-P2[6]+ 0.002	P2[4]-P2[6]+ 0.033	V
	RefPower = medium Opamp bias = low	V _{REFHI}	Ref High	P2[4]+P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] + P2[6] - 0.073	P2[4] + P2[6] – 0.006	P2[4]+P2[6]+ 0.056	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4]-P2[6] (P2[4] = V _{DD} /2, P2[6] = 0.5 V)	P2[4] – P2[6] – 0.030	P2[4] – P2[6]	P2[4]-P2[6]+ 0.032	V
0b010	RefPower = high	V_{REFHI}	Ref High	V_{DD}	V _{DD} – 0.102	$V_{DD} - 0.003$	V_{DD}	V
	Opamp bias = high	V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.040$	$V_{DD}/2 + 0.001$	$V_{DD}/2 + 0.039$	V
		V_{REFLO}	Ref Low	V _{SS}	V _{SS}	$V_{SS} + 0.005$	$V_{SS} + 0.020$	V
	RefPower = high	V_{REFHI}	Ref High	V_{DD}	V _{DD} – 0.082	$V_{DD} - 0.002$	V_{DD}	V
	Opamp bias = low	V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.031$	V _{DD} /2	$V_{DD}/2 + 0.028$	V
		V_{REFLO}	Ref Low	V _{SS}	V _{SS}	$V_{SS} + 0.003$	$V_{SS} + 0.015$	V
	RefPower = medium	V_{REFHI}	Ref High	V_{DD}	$V_{DD} - 0.083$	$V_{DD} - 0.002$	V_{DD}	V
	Opamp bias = high	V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.032$	$V_{DD}/2 - 0.001$	$V_{DD}/2 + 0.029$	V
		V_{REFLO}	Ref Low	V _{SS}	V _{SS}	$V_{SS} + 0.002$	V _{SS} + 0.014	V
	RefPower = medium Opamp bias = low	V_{REFHI}	Ref High	V_{DD}	V _{DD} – 0.081	V _{DD} – 0.002	V_{DD}	V
	Opanip bias = 10W	V_{AGND}	AGND	V _{DD} /2	$V_{DD}/2 - 0.033$	$V_{DD}/2 - 0.001$	$V_{DD}/2 + 0.029$	V
		V_{REFLO}	Ref Low	V _{SS}	V _{SS}	$V_{SS} + 0.002$	$V_{SS} + 0.013$	V
0b011	All power settings Not allowed at 3.3 V	-	_	_	_	_	_	-



Table 17. 3.3-V DC Analog Reference Specifications (continued)

Reference ARF_CR [5:3]	Reference Power Settings	Symbol	Reference	Description	Min	Тур	Max	Units
0b100	All power settings Not allowed at 3.3 V	_	_	-	_	-	_	_
0b101	RefPower = high Opamp bias = high	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$)	P2[4] + 1.211	P2[4] + 1.211 P2[4] + 1.285		V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$)	P2[4] – 1.354	P2[4] – 1.354 P2[4] – 1.290		٧
	RefPower = high Opamp bias = low	V_{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$)	P2[4] + 1.209	P2[4] + 1.289	P2[4] + 1.353	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$)	P2[4] – 1.352	P2[4] – 1.294	P2[4] – 1.222	V
	RefPower = medium Opamp bias = high	V _{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$)	P2[4] + 1.218	P2[4] + 1.291	P2[4] + 1.351	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	_
		V _{REFLO}	Ref Low	P2[4] – Bandgap (P2[4] = V _{DD} /2)	P2[4] – 1.351	P2[4] – 1.296	P2[4] - 1.224	V
	RefPower = medium Opamp bias = low	V_{REFHI}	Ref High	P2[4] + Bandgap (P2[4] = $V_{DD}/2$)	P2[4] + 1.215	P2[4] + 1.292	P2[4] + 1.354	V
		V_{AGND}	AGND	P2[4]	P2[4]	P2[4]	P2[4]	-
		V _{REFLO}	Ref Low	P2[4] - Bandgap (P2[4] = $V_{DD}/2$)	P2[4] – 1.352	P2[4] – 1.297	P2[4] – 1.227	V
0b110	RefPower = high	V_{REFHI}	Ref High	2 x Bandgap	2.460	2.594	2.695	٧
	Opamp bias = high	V_{AGND}	AGND	Bandgap	1.257	1.302	1.335	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.01	V _{SS} + 0.029	V
	RefPower = high	V _{REFHI}	Ref High	2 x Bandgap	2.462	2.592	2.692	V
	Opamp bias = low	V_{AGND}	AGND	Bandgap	1.256	1.301	1.332	٧
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.005	V _{SS} + 0.017	V
	RefPower = medium	V_{REFHI}	Ref High	2 x Bandgap	2.473	2.593	2.682	V
	Opamp bias = high	V_{AGND}	AGND	Bandgap	1.257	1.301	1.330	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.003	V _{SS} + 0.014	V
	RefPower = medium	V _{REFHI}	Ref High	2 x Bandgap	2.470	2.594	2.685	V
	Opamp bias = low	V_{AGND}	AGND	Bandgap	1.256	1.300	1.332	V
		V _{REFLO}	Ref Low	V _{SS}	V _{SS}	V _{SS} + 0.002	V _{SS} + 0.012	V
0b111	All power settings Not allowed at 3.3 V	-	_	_	_	-	_	_

DC Analog PSoC Block Specifications

Table 15 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 18. DC Analog PSoC Block Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
R _{CT}	Resistor unit value (continuous time)	_	12.2	_	kΩ	
C _{SC}	Capacitor unit value (switched capacitor)	_	80	_	fF	

Document Number: 001-52469 Rev. *H Page 24 of 50



DC POR and LVD Specifications

Table 19 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Note The bits PORLEV and VM in the following table refer to bits in the VLT_CR register. See the PSoC Programmable System-on-Chip Technical Reference Manual for more information on the VLT_CR register.

Table 19. DC POR and LVD Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{PPOR0} V _{PPOR1} V _{PPOR2}	V _{DD} value for PPOR trip PORLEV[1:0] = 00b PORLEV[1:0] = 01b PORLEV[1:0] = 10b	_ _ _	2.36 2.82 4.55	2.40 2.95 4.70	V V	V _{DD} must be greater than or equal to 2.5 V during startup, reset from the XRES pin, or reset from Watchdog.
VLVD0 VLVD1 VLVD2 VLVD3 VLVD4 VLVD5 VLVD6 VLVD7	V _{DD} value for LVD trip VM[2:0] = 000b VM[2:0] = 001b VM[2:0] = 010b VM[2:0] = 011b VM[2:0] = 100b VM[2:0] = 101b VM[2:0] = 110b VM[2:0] = 111b	2.40 2.85 2.95 3.06 4.37 4.50 4.62 4.71	2.45 2.92 3.02 3.13 4.48 4.64 4.73 4.81	2.51 ^[8] 2.99 ^[9] 3.09 3.20 4.55 4.75 4.83 4.95	V V V V V	

- 8. Always greater than 50 mV above V_{PPOR} (PORLEV=00) for falling supply. 9. Always greater than 50 mV above V_{PPOR} (PORLEV=01) for falling supply.



DC Programming Specifications

Table 20 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 20. DC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
V _{DDP}	V _{DD} for programming and erase	4.5	5.0	5.5	V	This specification applies to the functional requirements of external programmer tools
V _{DDLV}	Low V _{DD} for verify	3.0	3.1	3.2	V	This specification applies to the functional requirements of external programmer tools
V _{DDHV}	High V _{DD} for verify	5.1	5.2	5.3	V	This specification applies to the functional requirements of external programmer tools
V _{DDIWRITE}	Supply voltage for flash write operation	3.0	ı	5.25	V	This specification applies to this device when it is executing internal flash writes
I_{DDP}	Supply current during programming or verify	-	5	25	mA	
V _{ILP}	Input low voltage during programming or verify	-	-	0.8	V	
V_{IHP}	Input high voltage during programming or verify	2.1	-	_	V	
I _{ILP}	Input current when applying V _{ILP} to P1[0] or P1[1] during programming or verify	1	1	0.2	mA	Driving internal pull down resistor.
I _{IHP}	Input current when applying V _{IHP} to P1[0] or P1[1] during programming or verify	_	-	1.5	mA	Driving internal pull down resistor.
V _{OLV}	Output low voltage during programming or verify	_	_	0.75	V	
V _{OHV}	Output high voltage during programming or verify	V _{DD} – 1.0	_	V_{DD}	V	
Flash _{ENPB}	Flash endurance (per block) ^[10, 11]	1,000	_	_	_	Erase/write cycles per block
Flash _{ENT}	Flash endurance (total) ^[11, 12]	64,000	_	-	_	Erase/write cycles
Flash _{DR}	Flash data retention	10		_	Years	

Notes

^{10.} The erase/write cycle limit per block (Flash_{ENPB}) is only guaranteed if the device operates within one voltage range. Voltage ranges are 3.0 V to 3.6 V and 4.75 V to 5.25 V.
11. For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.

^{12.} The maximum total number of allowed erase/write cycles is the minimum Flash ENPB value multiplied by the number of flash blocks in the device.



AC Electrical Characteristics

AC Chip-Level Specifications

Table 21 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 21. AC Chip-Level Specifications

Find IMO frequency for 6 MHz	Symbol	Description	Min	Тур	Max	Units	Notes
FCPU1 CPU frequency (5 V V _{DD} nominal) 0.089 ^[1:3] − 25.2 ^[1:3] MHz Minimum CPU frequency (3.0.22 MHz when SLIMO mode = 0.	F _{IMO24}	IMO frequency for 24 MHz	22.8 ^[13]	24	25.2 ^[13]	MHz	trim values. See Figure 6 on page 13. SLIMO
FCPU2 CPU frequency (3.3 V VDD nominal) CPU frequency (3.3 V VDD nominal) CPU frequency (5 V 0 − 50.4 13.1 MHz Minimum CPU frequency is 0.022 MHz when SLIMO mode = 0.	F _{IMO6}	IMO frequency for 6 MHz		6	6.5 ^[13]	MHz	trim values. See Figure 6 on page 13. SLIMO
	F _{CPU1}	CPU frequency (5 V V _{DD} nominal)	0.089 ^[13]	_	25.2 ^[13]	MHz	Minimum CPU frequency is 0.022 MHz when SLIMO mode = 0.
F _{BLK33} Digital PSoC block frequency (3.3 0 − 25.2 ^[13,14] MHz Refer to AC Digital Block Specifications on page 32. Refer to AC Digital Block Specifications on page 32. ILO digital Block Specifications on page 32. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has been trimmed. ILO digital Block Specification applies when the ILO has	F _{CPU2}	nominal)	0.089 ^[13]	_	12.6 ^[13]	MHz	
V V D N D N D N D N D N D D D D D D D D	F _{BLK5}		0	_		MHz	page 32.
F32KU ILO untrimmed frequency 5 - 100 kHz Accuracy is capacitor and crystal dependent. 5 - 100 kHz Accuracy is capacitor and crystal dependent. 5 8 Accuracy is capacitor and crystal dependent. 5 6 8 Accuracy is capacitor and crystal dependent. 5 6 8 Accuracy is capacitor and crystal dependent. 5 6 8 Accuracy is capacitor and crystal dependent. 5 6 8 Accuracy is capacitor and crystal dependent. 5 6 8 Accuracy is capacitor and crystal dependent. 5 6 MHz Is a multiple (x732) of crystal frequency. 5 - 10 ms Refer to Figure 7 on page 28. 5 5 5 5 5 5 5 5 5	F _{BLK33}		0	_	25.2 ^[13,14]	MHz	
F _{32K2} External crystal oscillator	F _{32K1}	ILO frequency	15	32	64	kHz	
F _{PLL}	F _{32KU}	ILO untrimmed frequency	5	_	100	kHz	
tp_LLSLEW PLL lock time 0.5 - 10 ms Refer to Figure 7 on page 28. tp_LSLEWSLOW PLL lock time for low gain setting to So. - 50 ms Refer to Figure 8 on page 28. tos External crystal oscillator startup to 1% - 1700 2620 ms Refer to Figure 9 on page 28. tosAcc External crystal oscillator startup to 100 ppm - 2800 3800 ms Refer to Figure 9 on page 28. tosAcc External crystal oscillator startup to 100 ppm - 2800 3800 ms Refer to Figure 9 on page 28. tosAcc External crystal oscillator startup to 100 ppm - 2800 3800 ms Refer to Figure 9 on page 28. tosacc External crystal oscillator startup to 100 ppm startup 100 ppm -	F _{32K2}	External crystal oscillator	_		-	kHz	
Inclusion PLL lock time for low gain setting 0.5 − 50 ms Refer to Figure 8 on page 28. tos External crystal oscillator startup to 1% − 1700 2620 ms Refer to Figure 9 on page 28. tosacc External crystal oscillator startup to 100 ppm − 2800 3800 ms The crystal oscillator frequency is within 100 ppm of its final value by the end of the topsace period. Correct operation assumes a properly loaded 1 μW maximum drive level 32.768 kHz crystal. 3.0 V ≤ V _{DD} ≤ 5.25 V, −40 °C ≤ T _A ≤ 85 °C. txRST External reset pulse width 10 − μs DC24M 24 MHz duty cycle 40 50 60 % DCILO ILO duty cycle 20 50 80 % Step24M 24 MHz trim step size − 50 − kHz Fout48M 48 MHz output frequency 45.6 ^[13] 48.0 50.4 ^[13] MHz Trimmed. Using factory trim values. FMAX Maximum frequency of signal on row input or row output. − 12.6 ^[13] MHz MHz SRPOWERUP Power supply slew rate − − 250	F _{PLL}	PLL frequency	_		-	MHz	Is a multiple (x732) of crystal frequency.
tos External crystal oscillator startup to 1 1700 2620 ms Refer to Figure 9 on page 28. tosacc External crystal oscillator startup to 100 ppm 2800 3800 ms The crystal oscillator frequency is within 100 ppm of its final value by the end of the tosacc period. Correct operation assumes a properly loaded 1 μW maximum drive level 32.768 kHz crystal. 3.0 V ≤ V _{DD} ≤ 5.25 V, −40 °C ≤ T _A ≤ 85 °C. txrst External reset pulse width 10 − − μs μs μs μs μs μs	t _{PLLSLEW}	PLL lock time	0.5	-	10	ms	Refer to Figure 7 on page 28.
to to ppm 1% External crystal oscillator startup to 100 ppm 2800 3800 ms The crystal oscillator frequency is within 100 ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top ppm of its final value by the end of the top space period. Correct operation assumes a properly loaded 1 μW maximum drive level 32.768 kHz type space External reset pulse width 10	t _{PLLSLEWSLOW}	PLL lock time for low gain setting	0.5	-	50	ms	Refer to Figure 8 on page 28.
100 ppm			-	1700	2620	ms	Refer to Figure 9 on page 28.
DC24M 24 MHz duty cycle 40 50 60 % DC34M 24 MHz trim step size 20 50 80 % Step24M 24 MHz trim step size - 50 -	tosacc		-	2800	3800	ms	ppm of its final value by the end of the t _{OSACC} period. Correct operation assumes a properly
DC24M 24 MHz duty cycle 40 50 60 % DC1LO ILO duty cycle 20 50 80 % Step24M 24 MHz trim step size - 50 - kHz Fout48M 48 MHz output frequency 45.6 ^[13] 48.0 50.4 ^[13] MHz Trimmed. Using factory trim values. FMAX Maximum frequency of signal on row input or row output. - 12.6 ^[13] MHz SRPOWERUP Power supply slew rate - - 250 V/ms V _{DD} slew rate during power up. tpower up from 0 V. tjlT_IMO 15 24 MHz IMO cycle-to-cycle jitter (RMS) - 300 900 ps 24 MHz IMO long term N - 300 900 ps cycle-to-cycle jitter (RMS) - 100 400 ps tjlT_PLL 15 PLL cycle-to-cycle jitter (RMS) - 200 800 ps PLL long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300 1200 ps N = 32 Full long term N cycle-to-cycle - 300	t _{XRST}	External reset pulse width	10	_	_	μS	
Step24M	DC24M	24 MHz duty cycle	40	50	60	%	
Step24M	DC _{II O}	ILO duty cycle	20	50	80	%	
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	Step24M	24 MHz trim step size	_	50	_	kHz	
Tow input or row output. SRPOWERUP Power supply slew rate - - 250 V/ms V_DD slew rate during power up.	Fout48M	48 MHz output frequency	45.6 ^[13]	48.0	50.4 ^[13]	MHz	Trimmed. Using factory trim values.
tpowerup Time between end of POR state and CPU code execution - 16 100 ms Power up from 0 V. tJIT_IMO 24 MHz IMO cycle-to-cycle jitter (RMS) - 200 700 ps 24 MHz IMO long term N cycle-to-cycle jitter (RMS) - 300 900 ps N = 32 tJIT_PLL PLL cycle-to-cycle jitter (RMS) - 100 400 ps tJIT_PLL PLL long term N cycle-to-cycle jitter (RMS) - 200 800 ps PLL long term N cycle-to-cycle jitter (RMS) - 300 1200 ps N = 32	F _{MAX}		-	-	12.6 ^[13]	MHz	
tpowerup Time between end of POR state and CPU code execution - 16 100 ms Power up from 0 V. tJIT_IMO 24 MHz IMO cycle-to-cycle jitter (RMS) - 200 700 ps 24 MHz IMO long term N cycle-to-cycle jitter (RMS) - 300 900 ps N = 32 tJIT_PLL PLL cycle-to-cycle jitter (RMS) - 100 400 ps tJIT_PLL PLL long term N cycle-to-cycle jitter (RMS) - 200 800 ps PLL long term N cycle-to-cycle jitter (RMS) - 300 1200 ps N = 32	SR _{POWERUP}	Power supply slew rate	-	_	250	V/ms	V _{DD} slew rate during power up.
CRMS 24 MHz IMO long term N	t _{POWERUP}		=	16	100	ms	Power up from 0 V.
cycle-to-cycle jitter (RMS) 24 MHz IMO period jitter (RMS) - 100 400 ps t _{JIT_PLL} [15] PLL cycle-to-cycle jitter (RMS) - 200 800 ps PLL long term N cycle-to-cycle jitter (RMS) - 300 1200 ps N = 32	t _{JIT_IMO} [15]		-	200	700	ps	
t _{JIT_PLL} [15] PLL cycle-to-cycle jitter (RMS) – 200 800 ps PLL long term N cycle-to-cycle – 300 1200 ps N = 32			-	300	900	ps	N = 32
PLL long term N cycle-to-cycle – 300 1200 ps N = 32 jitter (RMS)		24 MHz IMO period jitter (RMS)	-	100	400	ps	
PLL long term N cycle-to-cycle – 300 1200 ps N = 32 jitter (RMS)	t _{JIT PLL} [15]	PLL cycle-to-cycle jitter (RMS)	_	200	800	ps	
PLL period jitter (RMS) – 100 700 ps	_ '		_	300	1200	ps	N = 32
		PLL period jitter (RMS)	_	100	700	ps	

 ^{13.} Accuracy derived from IMO with appropriate trim for V_{DD} range.
 14. See the individual user module data sheets for information on maximum frequencies for user modules.

^{15.} Refer to Cypress Jitter Specifications application note, Understanding Datasheet Jitter Specifications for Cypress Timing Products – AN5054 for more information.



Figure 7. PLL Lock Timing Diagram




Figure 8. PLL Lock for Low Gain Setting Timing Diagram





Figure 9. External Crystal Oscillator Startup Timing Diagram





AC GPIO Specifications

Table 22 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 22. AC GPIO Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
F _{GPIO}	GPIO operating frequency	0	_	12.6 ^[16]	MHz	Normal strong mode
t _{RISEF}	Rise time, normal strong mode, Cload = 50 pF	3	_	18	ns	V _{DD} = 4.5 to 5.25 V, 10% to 90%
t _{FALLF}	Fall time, normal strong mode, Cload = 50 pF	2	_	18	ns	V _{DD} = 4.5 to 5.25 V, 10% to 90%
t _{RISES}	Rise time, slow strong mode, Cload = 50 pF	10	27	-	ns	V _{DD} = 3 to 5.25 V, 10% to 90%
t _{FALLS}	Fall time, slow strong mode, Cload = 50 pF	10	22	-	ns	V _{DD} = 3 to 5.25 V, 10% to 90%




Figure 10. GPIO Timing Diagram

16. Accuracy derived from IMO with appropriate trim for V_{DD} range.



AC Operational Amplifier Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Settling times, slew rates, and gain bandwidth are based on the analog CT PSoC block.

Power = high and Opamp bias = high is not allowed at 3.3 V.

Table 23. 5-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
t _{ROA}	Rising settling time from 80% of ΔV to 0.1% of ΔV (10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	3.9	μS
	Power = medium, Opamp bias = high	_	_	0.72	μS
	Power = high, Opamp bias = high	_	_	0.62	μS
t _{SOA}	Falling settling time from 20% of ΔV to 0.1% of ΔV (10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	5.9	μS
	Power = medium, Opamp bias = high	_	_	0.92	μS
	Power = high, Opamp bias = high	_	_	0.72	μS
SR _{ROA}	Rising slew rate (20% to 80%) (10 pF load, unity gain)				
11071	Power = low, Opamp bias = low	0.15	_	_	V/μs
	Power = medium, Opamp bias = high	1.7	_	_	V/μs
	Power = high, Opamp bias = high	6.5	_	_	V/μs
SR _{FOA}	Falling slew rate (80% to 20%) (10 pF load, unity gain)				
1 0/1	Power = low, Opamp bias = low	0.01	_	_	V/μs
	Power = medium, Opamp bias = high	0.5	_	_	V/μs
	Power = high, Opamp bias = high	4.0	_	_	V/μs
BW _{OA}	Gain bandwidth product				
<i>57</i> .	Power = low, Opamp bias = low	0.75	_	_	MHz
	Power = medium, Opamp bias = high	3.1	_	_	MHz
	Power = high, Opamp bias = high	5.4	_	_	MHz
E _{NOA}	Noise at 1 kHz (Power = medium, Opamp bias = high)	_	100	_	nV/rt-Hz

Table 24. 3.3-V AC Operational Amplifier Specifications

Symbol	Description	Min	Тур	Max	Units
t _{ROA}	Rising settling time from 80% of ΔV to 0.1% of ΔV (10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	3.92	μS
	Power = medium, Opamp bias = high	_	_	0.72	μS
t _{SOA}	Falling settling time from 20% of ΔV to 0.1% of ΔV (10 pF load, unity gain)				
	Power = low, Opamp bias = low	_	_	5.41	μS
	Power = medium, Opamp bias = high	_	_	0.72	μS
SR _{ROA}	Rising slew rate (20% to 80%) (10 pF load, unity gain)				
	Power = low, Opamp bias = low	0.31	_	_	V/μs
	Power = medium, Opamp bias = high	2.7	_	_	V/μs
SR _{FOA}	Falling slew rate (80% to 20%) (10 pF load, unity gain)				
	Power = low, Opamp bias = low	0.24	_	_	V/μs
	Power = medium, Opamp bias = high	1.8	_	_	V/μs
BW _{OA}	Gain bandwidth product				
	Power = low, Opamp bias = low	0.67	_	_	MHz
	Power = medium, Opamp bias = high	2.8	_	_	MHz
E _{NOA}	Noise at 1 kHz (Power = medium, Opamp bias = high)	_	100	_	nV/rt-Hz



When bypassed by a capacitor on P2[4], the noise of the analog ground signal distributed to each block is reduced by a factor of up to 5 (14 dB). This is at frequencies above the corner frequency defined by the on-chip 8.1 k Ω resistance and the external capacitor.




Figure 11. Typical AGND Noise with P2[4] Bypass

At low frequencies, the opamp noise is proportional to 1/f, power independent, and determined by device geometry. At high frequencies, increased power level reduces the noise spectrum level.




Figure 12. Typical Opamp Noise



AC Low Power Comparator Specifications

Table 25 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$, 3.0 V to 3.6 V and $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 25. AC Low Power Comparator Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t _{RLPC} I	LPC response time	-	_	50	μS	≥ 50 mV overdrive comparator reference set within V _{REFLPC}

AC Digital Block Specifications

Table 26 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$, 3.0 V to 3.6 V and $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 26. AC Digital Block Specifications

Function	Description	Min	Тур	Max	Units	Notes
All functions	Block input clock frequency			•		
	V _{DD} ≥ 4.75 V	-	-	50.4 ^[18]	MHz	
	V _{DD} < 4.75 V	-	_	25.2 ^[18]	MHz	
Timer	Input clock frequency					
	No capture, V _{DD} ≥ 4.75 V	_	_	50.4 ^[18]	MHz	
	No capture, V _{DD} < 4.75 V	_	_	25.2 ^[18]	MHz	
	With capture	_	_	25.2 ^[18]	MHz	
	Capture pulse width	50 ^[17]	_	-	ns	
Counter	Input clock frequency		,			
	No enable input, V _{DD} ≥ 4.75 V	_	_	50.4 ^[18]	MHz	
	No enable input, V _{DD} < 4.75 V	_	_	25.2 ^[18]	MHz	
	With enable input	_	_	25.2 ^[18]	MHz	
	Enable input pulse width	50 ^[17]	_	-	ns	
Dead Band	Kill pulse width				1	
	Asynchronous restart mode	20	_	_	ns	
	Synchronous restart mode	50 ^[17]	_	_	ns	
	Disable mode	50 ^[17]	_	_	ns	
	Input clock frequency					
	V _{DD} ≥ 4.75 V	_	_	50.4 ^[18]	MHz	
	V _{DD} < 4.75 V	_	_	25.2 ^[18]	MHz	
CRCPRS	Input clock frequency					
(PRS Mode)	V _{DD} ≥ 4.75 V	_	_	50.4 ^[18]	MHz	
	V _{DD} < 4.75 V	_	_	25.2 ^[18]	MHz	
CRCPRS (CRC Mode)	Input clock frequency	-	_	25.2 ^[18]	MHz	
SPIM	Input clock frequency	-	_	8.4 ^[18]	MHz	The SPI serial clock (SCLK) frequency is equal to the input clock frequency divided by 2.
SPIS	Input clock (SCLK) frequency	-	_	4.2 ^[18]	MHz	The input clock is the SPI SCLK in SPIS mode.
	Width of SS_Negated between transmissions	50 ^[17]	_	_	ns	
Transmitter	Input clock frequency					The baud rate is equal to the input
	$V_{DD} \ge 4.75 \text{ V}, 2 \text{ stop bits}$	_	_	50.4 ^[18]	MHz	clock frequency divided by 8.
	V _{DD} ≥ 4.75 V, 1 stop bit	_	_	25.2 ^[18]	MHz	
	V _{DD} < 4.75 V	_	_	25.2 ^[18]	MHz	
Receiver	Input clock frequency					The baud rate is equal to the input
	V _{DD} ≥ 4.75 V, 2 stop bits	_	_	50.4 ^[18]	MHz	clock frequency divided by 8.
	V _{DD} ≥ 4.75 V, 1 stop bit	_	_	25.2 ^[18]	MHz	
	V _{DD} < 4.75 V	_	_	25.2 ^[18]	MHz	

Notes

^{17.50} ns minimum input pulse width is based on the input synchronizers running at 24 MHz (42 ns nominal period).

^{18.} Accuracy derived from IMO with appropriate trim for V_{DD} range.



AC Analog Output Buffer Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and –40 °C \leq T_A \leq 85 °C, 3.0 V to 3.6 V and –40 °C \leq T_A \leq 85 °C, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 27. 5-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units
t _{ROB}	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high	_ _ _	_ _	2.5 2.5	μ s μ s
t _{SOB}	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high	_ _	_ _	2.2 2.2	μ s μ s
SR _{ROB}	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.65 0.65		_ _	V/μs V/μs
SR _{FOB}	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.65 0.65		_ _	V/μs V/μs
BW _{OB}	Small signal bandwidth, 20 mV _{pp} , 3dB BW, 100 pF load Power = low Power = high	0.8 0.8	_ _	_ _	MHz MHz
BW _{OB}	Large signal bandwidth, 1 V _{pp} , 3dB BW, 100 pF load Power = low Power = high	300 300	- -	_ _	kHz kHz

Table 28. 3.3-V AC Analog Output Buffer Specifications

Symbol	Description	Min	Тур	Max	Units
t _{ROB}	Rising settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high	- -	_ _	3.8 3.8	μ s μ s
t _{SOB}	Falling settling time to 0.1%, 1 V Step, 100 pF load Power = low Power = high	- -	- -	2.6 2.6	μs μs
SR _{ROB}	Rising slew rate (20% to 80%), 1 V Step, 100 pF load Power = low Power = high	0.5 0.5	_ _	_ _	V/μs V/μs
SR _{FOB}	Falling slew rate (80% to 20%), 1 V Step, 100 pF load Power = low Power = high	0.5 0.5	_ _	_ _	V/μs V/μs
BW _{OB}	Small signal bandwidth, 20 mV _{pp} , 3dB BW, 100 pF load Power = low Power = high	0.7 0.7	_ _	<u>-</u>	MHz MHz
BW _{OB}	Large signal bandwidth, 1 V _{pp} , 3dB BW, 100 pF load Power = low Power = high	200 200	_ _	<u>-</u>	kHz kHz



AC External Clock Specifications

The following tables list the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le T_{A} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 29. 5 V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F _{OSCEXT}	Frequency	0.093	_	24.6	MHz
_	High period	20.6	_	5300	ns
_	Low period	20.6	_	_	ns
_	Power-up IMO to switch	150	_	_	μS

Table 30. 3.3 V AC External Clock Specifications

Symbol	Description	Min	Тур	Max	Units
F _{OSCEXT}	Frequency with CPU clock divide by 1 ^[19]	0.093	_	12.3	MHz
F _{OSCEXT}	Frequency with CPU clock divide by 2 or greater ^[20]	0.186	_	24.6	MHz
_	High period with CPU clock divide by 1	41.7	_	5300	ns
_	Low period with CPU clock divide by 1	41.7	_	_	ns
_	Power-up IMO to switch	150	1	_	μS

AC Programming Specifications

Table 31 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$, 3.0 V to 3.6 V and $-40 \text{ °C} \leq T_A \leq 85 \text{ °C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 °C and are for design guidance only.

Table 31. AC Programming Specifications

Symbol	Description	Min	Тур	Max	Units	Notes
t _{RSCLK}	Rise time of SCLK	1	_	20	ns	
t _{FSCLK}	Fall time of SCLK	1	_	20	ns	
t _{SSCLK}	Data setup time to falling edge of SCLK	40	_	_	ns	
t _{HSCLK}	Data hold time from falling edge of SCLK	40	_	_	ns	
F _{SCLK}	Frequency of SCLK	0	_	8	MHz	
t _{ERASEB}	Flash erase time per block	_	20	80 ^[21]	ms	
t _{WRITE}	Flash block write time	_	80	320 ^[21]	ms	
t _{DSCLK}	Data out delay from falling edge of SCLK	_	_	45	ns	V _{DD} > 3.6
t _{DSCLK3}	Data out delay from falling edge of SCLK	_	_	50	ns	$3.0 \leq V_{DD} \leq 3.6$
teraseall	Flash erase time (bulk)	-	20	_	ms	Erase all blocks and protection fields at once
t _{PRGH}	Total flash block program time (t _{ERASEB} + t _{WRITE}), hot	_	_	200 ^[21]	ms	$T_J \ge 0$ °C
t _{PRGC}	Total flash block program time (t _{ERASEB} + t _{WRITE}), cold	_	_	400 ^[21]	ms	T _J < 0 °C

Notes

^{19.} Maximum CPU frequency is 12 MHz nominal at 3.3 V. With the CPU clock divider set to 1, the external clock must adhere to the maximum frequency and duty cycle requirements.

^{20.} If the frequency of the external clock is greater than 12 MHz, the CPU clock divider must be set to 2 or greater. In this case, the CPU clock divider ensures that the fifty percent duty cycle requirement is met.

^{21.} For the full temperature range, the user must employ a temperature sensor user module (FlashTemp) or other temperature sensor, and feed the result to the temperature argument before writing. Refer to the Flash APIs Application Note AN2015 for more information.

STOP Condition



AC I²C Specifications

Table 32 lists the guaranteed maximum and minimum specifications for the voltage and temperature ranges: 4.75 V to 5.25 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$, 3.0 V to 3.6 V and $-40~^{\circ}\text{C} \le \text{T}_{\text{A}} \le 85~^{\circ}\text{C}$, respectively. Typical parameters apply to 5 V and 3.3 V at 25 $^{\circ}\text{C}$ and are for design guidance only.

Table 32. AC Characteristics of the I²C SDA and SCL Pins

START Condition

Symbol	Description	Standard Mode		Fast Mode		Unito
		Min	Max	Min	Max	Units
F _{SCLI2C}	SCL clock frequency	0	100 ^[22]	0	400 ^[22]	kHz
t _{HDSTAI2C}	Hold time (repeated) START condition. After this period, the first clock pulse is generated.	4.0	_	0.6	_	μS
t _{LOWI2C}	LOW period of the SCL clock	4.7	_	1.3	_	μS
t _{HIGHI2C}	HIGH period of the SCL clock	4.0	_	0.6	_	μS
t _{SUSTAI2C}	Setup time for a repeated START condition	4.7	-	0.6	_	μS
t _{HDDATI2C}	Data hold time	0	-	0	_	μS
t _{SUDATI2C}	Data setup time	250	-	100 ^[23]	_	ns
t _{SUSTOI2C}	Setup time for STOP condition	4.0	-	0.6	_	μS
t _{BUFI2C}	Bus free time between a STOP and START condition	4.7	-	1.3	_	μS
t _{SPI2C}	Pulse width of spikes are suppressed by the input filter.	-	_	0	50	ns

I2C_SDA t_{SUDATI2C} t_{SPI2C} t_{HDDATI2C} t_{SUSTAI2C} t_{BUFI2C} I2C_SCL t_{LOWI2C} t_{SUSTOI2C} t_{HIGHI2C} Ρ S

Repeated START Condition

Figure 13. Definition for Timing for Fast/Standard Mode on the I²C Bus

Document Number: 001-52469 Rev. *H Page 35 of 50

^{22.} F_{SCLI2C} is derived from SysClk of the PSoC. This specification assumes that SysClk is operating at 24 MHz, nominal. If SysClk is at a lower frequency, then the F_{SCLI2C} specification adjusts accordingly.

23. A Fast-Mode I2C-bus device can be used in a Standard-Mode I2C-bus system, but the requirement t_{SUDATI2C} ≥ 250 ns must then be met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such device does stretch the LOW period of the SCL signal, it must output the next data bit to the SDA line t_{rmax} + t_{SUDATI2C} = 1000 + 250 = 1250 ns (according to the Standard-Mode I2C-bus specification) before the SCL line is released.



Packaging Information

This section illustrates the packaging specifications for the automotive CY8C24x23A PSoC device, along with the thermal impedances for the package and the typical package capacitance on crystal pins.

Important Note Emulation tools may require a larger area on the target PCB than the chip's footprint. For a detailed description of the emulation tools' dimensions, refer to the emulator pod drawings at http://www.cypress.com.

Packaging Dimensions

Figure 14. 20-Pin (210-Mil) SSOP









Figure 15. 28-Pin (210-Mil) SSOP







51-85079 *E

Thermal Impedances

Table 33. Thermal Impedances per Package

Package	Typical θ _{JA} ^[24]
20-pin SSOP	117 °C/W
28-pin SSOP	101 °C/W

Capacitance on Crystal Pins

Table 34. Capacitance on Crystal Pins

Package	Package Capacitance				
20-pin SSOP	2.6 pF				
28-pin SSOP	2.8 pF				

Solder Reflow Specifications

Table 35 shows the solder reflow temperature limits that must not be exceeded.

Table 35. Solder Reflow Specifications

Package	Maximum Peak Temperature (T _C)	Maximum Time above T _C - 5 °C
20-Pin SSOP	260 °C	30 seconds
28-Pin SSOP	260 °C	30 seconds

Note 24. $T_J = T_A + Power \times \theta_{JA}$






Figure 16. 20-Pin SSOP Carrier Tape Drawing

NOTES:
1. 10 SPROCKET HOLE PITCH CUMULATIVE TOLERANCE ±0.2
2. CAMBER IN COMPLIANCE WITH EIA 481
3. POCKET POSITION RELATIVE TO SPROCKET HOLE MEASURED AS TRUE POSITION OF POCKET, NOT POCKET HOLE

51-51101 *C






Figure 17. 28-Pin SSOP Carrier Tape Drawing

- (2) Cumulative tolerance of 10 sprocket holes is \pm 0.10.
- (3) Measured from centerline of sprocket hole to centerline of pocket
- 4 Material: Conductive Polystyrene 5 Camber not to exceed 1mm in 100mm
- 6 Supplier P/N: SSOP28-3 CL3 22B3 Lxx W16

UNLESS OTHERWISE SPECIFIED ALL DIMENSIONS ARE IN WILLIAMSTERS

51-51100 *C

Table 36. Tape and Reel Specifications

Package	Cover Tape Width (mm)	Hub Size (inches)	Minimum Leading Empty Pockets	Minimum Trailing Empty Pockets	Standard Full Reel Quantity	
20-Pin SSOP	13.3	4	42	25	2000	
28-Pin SSOP	13.3	7	42	25	1000	



Development Tool Selection

This section presents the development tools available for the CY8C24x23A family.

Software

PSoC Designer™

At the core of the PSoC development software suite is PSoC Designer, used to generate PSoC firmware applications. PSoC Designer is available free of charge at http://www.cypress.com and includes a free C compiler.

PSoC Programmer

Flexible enough to be used on the bench in development, yet suitable for factory programming, PSoC Programmer works either as a standalone programming application or it can operate directly from PSoC Designer or PSoC Express. PSoC Programmer software is compatible with both PSoC ICE-Cube In-Circuit Emulator and PSoC MiniProg. PSoC programmer is available free of charge at http://www.cypress.com.

Development Kits

All development kits can be purchased from the Cypress Online Store. The online store also has the most up to date information on kit contents, descriptions, and availability.

CY3215-DK Basic Development Kit

The CY3215-DK is for prototyping and development with PSoC Designer. This kit supports in-circuit emulation and the software interface allows users to run, halt, and single step the processor and view the contents of specific memory locations. Advanced emulation features are also supported through PSoC Designer. The kit includes:

- ICE-Cube unit
- 28-Pin PDIP emulation pod for CY8C29466-24PXI
- 28-Pin CY8C29466-24PXI PDIP PSoC device samples (two)
- PSoC Designer software CD
- ISSP cable
- MiniEval socket programming and evaluation board
- Backward compatibility cable (for connecting to legacy pods)
- Universal 110/220 power supply (12 V)
- European plug adapter
- USB 2.0 cable
- Getting Started guide
- Development kit registration form

Evaluation Tools

All evaluation tools can be purchased from the Cypress Online Store.

CY3210-PSoCEval1

The CY3210-PSoCEval1 kit features an evaluation board and the MiniProg1 programming unit. The evaluation board includes an LCD module, potentiometer, LEDs, an RS-232 port, and plenty of breadboarding space to meet all of your evaluation needs. The kit includes:

- Evaluation board with LCD module
- MiniProg programming unit
- 28-Pin CY8C29466-24PXI PDIP PSoC device sample (2)
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3210-24X23 Evaluation Pod (EvalPod)

PSoC EvalPods are pods that connect to the ICE (CY3215-DK kit) to allow debugging capability. They can also function as a standalone device without debugging capability. The EvalPod has a 28-pin DIP footprint on the bottom for easy connection to development kits or other hardware. The top of the EvalPod has prototyping headers for easy connection to the device's pins. CY3210-24X23 provides evaluation of the CY8C24x23A PSoC device family.

Device Programmers

All device programmers can be purchased from the Cypress Online Store.

CY3210-MiniProg1

The CY3210-MiniProg1 kit allows a user to program PSoC devices via the MiniProg1 programming unit. The MiniProg is a small, compact prototyping programmer that connects to the PC via a provided USB 2.0 cable. The kit includes:

- MiniProg programming unit
- MiniEval socket programming and evaluation board
- 28-pin CY8C29466-24PXI PDIP PSoC device sample
- PSoC Designer software CD
- Getting Started guide
- USB 2.0 cable

CY3207ISSP In-System Serial Programmer (ISSP)

The CY3207ISSP is a production programmer. It includes protection circuitry and an industrial case that is more robust than the MiniProg in a production-programming environment.





Note CY3207ISSP needs special software and is not compatible with PSoC Programmer. This software is free and can be downloaded from http://www.cypress.com. The kit includes:

- 110 ~ 240-V power supply, Euro-Plug adapter
- USB 2.0 cable

- CY3207 programmer unit
- PSoC ISSP software CD

Accessories (Emulation and Programming)

Table 37. Emulation and Programming Accessories

Part Number	Pin Package	Pod Kit ^[25]	Foot Kit ^[26]	Adapter ^[27]
CY8C24223A-24PVXA	20-pin SSOP	CY3250-24X23A	CY3250-20SSOP-FK	AS-20-20-01SS-6
CY8C24423A-24PVXA	28-pin SSOP	CY3250-24X23A	CY3250-28SSOP-FK	AS-28-28-02SS-6ENP-GANG

Note

^{25.} Pod kit contains an emulation pod, a flex-cable (connects the pod to the ICE), two feet, and device samples.

^{26.} Foot kit includes surface mount feet that can be soldered to the target PCB.

^{27.} Programming adapter converts non-DIP package to DIP footprint. Specific details and ordering information for each of the adapters can be found at http://www.emulation.com.




Ordering Information

The following table lists the automotive CY8C24x23A PSoC device group's key package features and ordering codes.

Table 38. CY8C24x23A Automotive PSoC Device Key Features and Ordering Information

Package	Ordering Code	Flash (Bytes)	SRAM (Bytes)	Temperature Range	Digital Blocks	Analog Blocks	Digital I/O Pins	Analog Inputs	Analog Outputs	XRES Pin
20-Pin (210-Mil) SSOP	CY8C24223A-24PVXA	4 K	256	–40 °C to +85 °C	4	6	16	8	2	Yes
20-Pin (210-Mil) SSOP (Tape and Reel)	CY8C24223A-24PVXAT	4 K	256	–40 °C to +85 °C	4	6	16	8	2	Yes
28-Pin (210-Mil) SSOP	CY8C24423A-24PVXA	4 K	256	–40 °C to +85 °C	4	6	24	12 ^[1]	2	Yes
28-Pin (210-Mil) SSOP (Tape and Reel)	CY8C24423A-24PVXAT	4 K	256	–40 °C to +85 °C	4	6	24	12 ^[1]	2	Yes

Ordering Code Definitions



Document Number: 001-52469 Rev. *H



Reference Information

Acronyms

The following table lists the acronyms that are used in this document.

Table 39. Acronyms Used in this Datasheet

Acronym	Description	Acronym	Description			
AC	alternating current	MAC	multiply-accumulate			
ADC	analog-to-digital converter	MCU	microcontroller unit			
AEC	Automotive Electronics Council	MIPS	million instructions per second			
API	application programming interface	PCB	printed circuit board			
CMOS	complementary metal oxide semiconductor	PDIP	plastic dual inline package			
CPU	central processing unit	PGA	programmable gain amplifier			
CRC	cyclic redundancy check	PLL	phase-locked loop			
DAC	digital-to-analog converter	POR	power-on reset			
DC	direct current	PPOR	precision POR			
DTMF	dual-tone multi-frequency	PRS	pseudo-random sequence			
ECO	external crystal oscillator	PSoC [®]	Programmable System-on-Chip			
EEPROM	electrically erasable programmable read-only memory	PWM	pulse-width modulator			
GPIO	general-purpose I/O	RMS	root mean square			
I ² C	inter-integrated circuit	RTC	real time clock			
I/O	input/output	SAR	successive approximation register			
ICE	in-circuit emulator	SC	switched capacitor			
IDE	integrated development environment	SLIMO	slow IMO			
ILO	internal low speed oscillator	SPI	serial peripheral interface			
IMO	internal main oscillator	SRAM	static random-access memory			
IrDA	infrared data association	SROM	supervisory read-only memory			
ISSP	in-system serial programming	SSOP	shrunk small outline package			
LCD	liquid crystal display	UART	universal asynchronous receiver transmitter			
LED	light-emitting diode	USB	universal serial bus			
LPC	low power comparator	WDT	watchdog timer			
LVD	low-voltage detect	XRES	external reset			

Reference Documents

CY8CPLC20, CY8CLED16P01, CY8C29x66, CY8C27x43, CY8C24x94, CY8C24x23, CY8C24x23A, CY8C22x13, CY8C21x34, CY8C21x23, CY7C64215, CY7C603xx, CY8CNP1xx, and CYWUSB6953 PSoC® Programmable System-on-Chip Technical Reference Manual (TRM) (001-14463)

Design Aids – Reading and Writing PSoC® Flash – AN2015 (001-40459)

Understanding Data Sheet Jitter Specifications for Cypress Timing Products – AN5054 (001-14503)

Document Number: 001-52469 Rev. *H



Document Conventions

Units of Measure

The following table lists the units of measure that are used in this document.

Table 40. Units of Measure

Symbol	Unit of Measure	Symbol	Unit of Measure	
KB	1024 bytes	ms	millisecond	
dB	decibel	mV millivolt		
°C	degree Celsius	mVpp	millivolts peak-to-peak	
fF	femto farad	nA	nanoampere	
Hz	hertz	ns	nanosecond	
kHz	kilohertz	nV	nanovolt	
kΩ	kilohm	Ω	ohm	
MHz	megahertz	ppm	parts per million	
μΑ	microampere	%	percent	
μs	microsecond	рА	picoampere	
μV	microvolt	pF	picofarad	
μW	microwatt	ps	picosecond	
mA	milliampere	V	volt	
mm	millimeter	W	watt	

Numeric Conventions

Hexadecimal numbers are represented with all letters in uppercase with an appended lowercase 'h' (for example, '14h' or '3Ah'). Hexadecimal numbers may also be represented by a '0x' prefix, the C coding convention. Binary numbers have an appended lowercase 'b' (for example, '01010100b' or '01000011b'). Numbers not indicated by an 'h', 'b', or '0x' are in decimal format.

Glossary

active high

1. A logic signal having its asserted state as the logic 1 state.

2. A logic signal having the logic 1 state as the higher voltage of the two states.

analog blocks

The basic programmable opamp circuits. These are SC (switched capacitor) and CT (continuous time) blocks. These blocks can be interconnected to provide ADCs, DACs, multi-pole filters, gain stages, and much more.

analog-to-digital converter (ADC) A device that changes an analog signal to a digital signal of corresponding magnitude. Typically, an ADC converts a voltage to a digital number. The digital-to-analog converter (DAC) performs the reverse operation.

Application programming interface (API) A series of software routines that comprise an interface between a computer application and lower level services and functions (for example, user modules and libraries). APIs serve as building blocks for programmers that create software applications.

asynchronous

A signal whose data is acknowledged or acted upon immediately, irrespective of any clock signal.

bandgap reference A stable voltage reference design that matches the positive temperature coefficient of VT with the negative temperature coefficient of VBE, to produce a zero temperature coefficient (ideally) reference.

bandwidth

- 1. The frequency range of a message or information processing system measured in hertz.
- 2. The width of the spectral region over which an amplifier (or absorber) has substantial gain (or loss); it is sometimes represented more specifically as, for example, full width at half maximum.



bias

- 1. A systematic deviation of a value from a reference value.
- 2. The amount by which the average of a set of values departs from a reference value.
- 3. The electrical, mechanical, magnetic, or other force (field) applied to a device to establish a reference level to operate the device.

block

- 1. A functional unit that performs a single function, such as an oscillator.
- A functional unit that may be configured to perform one of several functions, such as a digital PSoC block or an analog PSoC block.

buffer

- 1. A storage area for data that is used to compensate for a speed difference, when transferring data from one device to another. Usually refers to an area reserved for I/O operations, into which data is read, or from which data is written.
- A portion of memory set aside to store data, often before it is sent to an external device or as it is received from an external device.
- 3. An amplifier used to lower the output impedance of a system.

bus

- 1. A named connection of nets. Bundling nets together in a bus makes it easier to route nets with similar routing patterns.
- 2. A set of signals performing a common function and carrying similar data. Typically represented using vector notation; for example, address[7:0].
- 3. One or more conductors that serve as a common connection for a group of related devices.

clock

The device that generates a periodic signal with a fixed frequency and duty cycle. A clock is sometimes used to synchronize different logic blocks.

comparator

An electronic circuit that produces an output voltage or current whenever two input levels simultaneously satisfy predetermined amplitude requirements.

compiler

A program that translates a high level language, such as C, into machine language.

configuration space

In PSoC devices, the register space accessed when the XIO bit, in the CPU_F register, is set to

crystal oscillator

An oscillator in which the frequency is controlled by a piezoelectric crystal. Typically a piezoelectric crystal is less sensitive to ambient temperature than other circuit components.

cyclic redundancy check (CRC)

A calculation used to detect errors in data communications, typically performed using a linear feedback shift register. Similar calculations may be used for a variety of other purposes such as data compression.

data bus

A bi-directional set of signals used by a computer to convey information from a memory location to the central processing unit and vice versa. More generally, a set of signals used to convey data between digital functions.

debugger

A hardware and software system that allows you to analyze the operation of the system under development. A debugger usually allows the developer to step through the firmware one step at a time, set break points, and

analyze memory.

dead band

A period of time when neither of two or more signals are in their active state or in transition.

digital blocks

The 8-bit logic blocks that can act as a counter, timer, serial receiver, serial transmitter, CRC generator, pseudo-random number generator, or SPI.

digital-to-analog converter (DAC)

A device that changes a digital signal to an analog signal of corresponding magnitude. The analog-to-digital converter (ADC) performs the reverse operation.

Document Number: 001-52469 Rev. *H



duty cycle The relationship of a clock period high time to its low time, expressed as a percent.

emulator Duplicates (provides an emulation of) the functions of one system with a different system, so that the second

system appears to behave like the first system.

external reset

(XRES)

An active high signal that is driven into the PSoC device. It causes all operation of the CPU and blocks to stop

and return to a pre-defined state.

flash An electrically programmable and erasable, non-volatile technology that provides you the programmability and

data storage of EPROMs, plus in-system erasability. Non-volatile means that the data is retained when power is

off.

flash block The smallest amount of flash ROM space that may be programmed at one time and the smallest amount of flash

space that may be protected.

frequency The number of cycles or events per unit of time, for a periodic function.

gain The ratio of output current, voltage, or power to input current, voltage, or power, respectively. Gain is usually

expressed in dB.

I²C A two-wire serial computer bus by Philips Semiconductors (now NXP Semiconductors). It is used to connect

low-speed peripherals in an embedded system. The original system was created in the early 1980s as a battery control interface, but it was later used as a simple internal bus system for building control electronics. I2C uses only two bi-directional pins, clock and data, both running at the V_{DD} supply voltage and pulled high with resistors.

The bus operates up to 100 kbits/second in standard mode and 400 kbits/second in fast mode.

ICE The in-circuit emulator that allows you to test the project in a hardware environment, while viewing the debugging

device activity in a software environment (PSoC Designer).

input/output (I/O) A device that introduces data into or extracts data from a system.

interrupt A suspension of a process, such as the execution of a computer program, caused by an event external to that

process, and performed in such a way that the process can be resumed.

interrupt service routine (ISR)

A block of code that normal code execution is diverted to when the CPU receives a hardware interrupt. Many interrupt sources may each exist with its own priority and individual ISR code block. Each ISR code block ends with the RETI instruction, returning the device to the point in the program where it left normal program execution.

jitter 1. A misplacement of the timing of a transition from its ideal position. A typical form of corruption that occurs on serial data streams.

2. The abrupt and unwanted variations of one or more signal characteristics, such as the interval between successive pulses, the amplitude of successive cycles, or the frequency or phase of successive cycles.

low voltage detect A circuit that senses V_{DD} and provides an interrupt to the system when V_{DD} falls below a selected threshold. (LVD)

M8C An 8-bit Harvard-architecture microprocessor. The microprocessor coordinates all activity inside a PSoC by

interfacing to the flash, SRAM, and register space.

master device A device that controls the timing for data exchanges between two devices. Or when devices are cascaded in

width, the master device is the one that controls the timing for data exchanges between the cascaded devices

and an external interface. The controlled device is called the slave device.



microcontroller An integrated circuit chip that is designed primarily for control systems and products. In addition to a CPU, a

microcontroller typically includes memory, timing circuits, and I/O circuitry. The reason for this is to permit the realization of a controller with a minimal quantity of chips, thus achieving maximal possible miniaturization. This in turn, reduces the volume and the cost of the controller. The microcontroller is normally not used for

general-purpose computation as is a microprocessor.

mixed-signal The reference to a circuit containing both analog and digital techniques and components.

modulator A device that imposes a signal on a carrier.

noise 1. A disturbance that affects a signal and that may distort the information carried by the signal.

2. The random variations of one or more characteristics of any entity such as voltage, current, or data.

oscillator A circuit that may be crystal controlled and is used to generate a clock frequency.

parity A technique for testing transmitted data. Typically, a binary digit is added to the data to make the sum of all the

digits of the binary data either always even (even parity) or always odd (odd parity).

phase-locked An electronic circuit that controls an *oscillator* so that it maintains a constant phase angle relative to a reference loop (PLL) signal.

pinouts The pin number assignment: the relation between the logical inputs and outputs of the PSoC device and their

physical counterparts in the printed circuit board (PCB) package. Pinouts involve pin numbers as a link between

schematic and PCB design (both being computer generated files) and may also involve pin names.

port A group of pins, usually eight.

power-on reset

(POR)

A circuit that forces the PSoC device to reset when the voltage is below a pre-set level. This is one type of hardware

reset

PSoC[®] Cypress Semiconductor's PSoC[®] is a registered trademark and Programmable System-on-Chip™ is a trademark

of Cypress.

PSoC Designer™ The software for Cypress' Programmable System-on-Chip technology.

pulse width modulator (PWM)

An output in the form of duty cycle which varies as a function of the applied value.

RAM An acronym for random access memory. A data-storage device from which data can be read out and new data

can be written in.

register A storage device with a specific capacity, such as a bit or byte.

reset A means of bringing a system back to a known state. See hardware reset and software reset.

ROM An acronym for read only memory. A data-storage device from which data can be read out, but new data cannot

be written in.

serial 1. Pertaining to a process in which all events occur one after the other.

2. Pertaining to the sequential or consecutive occurrence of two or more related activities in a single device or

channel.

settling time The time it takes for an output signal or value to stabilize after the input has changed from one value to another.



shift register A memory storage device that sequentially shifts a word either left or right to output a stream of serial data.

slave device A device that allows another device to control the timing for data exchanges between two devices. Or when

devices are cascaded in width, the slave device is the one that allows another device to control the timing of data exchanges between the cascaded devices and an external interface. The controlling device is called the master

device.

SRAM An acronym for static random access memory. A memory device where you can store and retrieve data at a high

rate of speed. The term static is used because, after a value is loaded into an SRAM cell, it remains unchanged

until it is explicitly altered or until power is removed from the device.

SROM An acronym for supervisory read only memory. The SROM holds code that is used to boot the device, calibrate

circuitry, and perform flash operations. The functions of the SROM may be accessed in normal user code,

operating from flash.

stop bit A signal following a character or block that prepares the receiving device to receive the next character or block.

synchronous 1. A signal whose data is not acknowledged or acted upon until the next active edge of a clock signal.

2. A system whose operation is synchronized by a clock signal.

tri-state A function whose output can adopt three states: 0, 1, and Z (high-impedance). The function does not drive any

value in the Z state and, in many respects, may be considered to be disconnected from the rest of the circuit,

allowing another output to drive the same net.

UART A UART or universal asynchronous receiver-transmitter translates between parallel bits of data and serial bits.

user modules Pre-built, pre-tested hardware/firmware peripheral functions that take care of managing and configuring the lower

level analog and digital PSoC blocks. User modules also provide high level API (Application Programming

Interface) for the peripheral function.

user space The bank 0 space of the register map. The registers in this bank are more likely to be modified during normal

program execution and not just during initialization. Registers in bank 1 are most likely to be modified only during

the initialization phase of the program.

 V_{DD} A name for a power net meaning "voltage drain". The most positive power supply signal. Usually 5 V or 3.3 V.

V_{SS} A name for a power net meaning "voltage source." The most negative power supply signal.

watchdog timer A timer that must be serviced periodically. If it is not serviced, the CPU resets after a specified period of time.



Document History Page

Revision	ECN	Orig. of Change	Submission Date	Description of Change				
**	2678061	VIVG/PYRS	03/24/09	New data sheet for Automotive A-Grade				
*A	2685606	SHEA	04/08/09	Minor ECN to correct the spec number in Document History.				
*B	2702925	BTK	05/06/2009	Post to external web				
*C	2742354	BTK/PYRS	07/22/09	Changed title. Updated Features section. Updated text of PSoC Functional Overview section. Updated Getting Started section. Made corrections and minor text edits to Pinouts section. Changed the name of the Register Reference section to "Registers". Added clarifying comments to some electrical specifications. Updated some figures. Changed T _{RAMP} specification per MASJ input. Fixed all AC specifications to conform to a ±5% IMO accuracy. Made other miscellaneous minor text edits. Deleted some non-applicable or redundant information. Added a footnote to clarify that 8 of the 12 analog inputs are regular and the other 4 are direct SC block connections. Updated Development Tool Selection section.				
*D	2822792	BTK/AESA	12/07/2009	Added T _{PRGH} , T _{PRGC} , I _{OL} , I _{OH} , F _{32KU} , DC _{ILO} , and T _{POWERUP} electrical specifications. Corrected the Flash _{ENT} electrical specification. Updated all footnotes for Table 20, "DC Programming Specifications," on page 26. Added maximum values and updated typical values for T _{ERASEB} and T _{WRITE} electrical specifications. Replaced T _{RAMP} electrical specification with SR _{POWERUP} electrical specification. Added "Contents" on page 2.				
*E	2888007	NJF	03/30/2010					
*F	3070556	ВТК	10/25/2010	Added CY8C24223A-24PVXA(T) devices to datasheet. Updated the following sections: Getting Started, Development Tools, and Designing with PSoC Designer Moved Acronyms and Document Conventions to the end of document. Added Reference Information and Glossary sections. Updated datasheet as per Cypress style guide and new datasheet template.				
*G	3110316	BTK/NJF	05/12/11	Updated I²C timing diagram to improve clarity. Updated wording, formatting, and notes of the AC Digital Block Specifications table to improve clarity. Added V_{DDP} , V_{DDLV} , and V_{DDHV} electrical specifications to give more information for programming the device. Updated solder reflow temperature specifications to give more clarity. Updated the jitter specifications. Updated PSoC Device Characteristics table. Updated the F_{32KU} electrical specification. Updated note for R_{PD} electrical specification. Updated note for the T_{STG} electrical specification to add more clarity. Added Tape and Reel Information section. Updated Analog Reference specifications.				
*H	3980449	AESA	04/24/13	Updated Analog Reference specifications. Updated Figure 16 and Figure 17.				

Page 50 of 50



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products PSoC Solutions

Automotive cypress.com/go/automotive Clocks & Buffers cypress.com/go/clocks Interface cypress.com/go/interface cypress.com/go/powerpsoc cypress.com/go/powerpsoc

cypress.com/go/plc

Memory cypress.com/go/memory
PSoC cypress.com/go/psoc
Touch Sensing cypress.com/go/touch
USB Controllers cypress.com/go/USB
Wireless/RF cypress.com/go/wireless

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2009-2013. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 001-52469 Rev. *H Revised April 24, 2013

Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Cypress Semiconductor:

CY8C24423A-24PVXA CY8C24423A-24PVXAT CY8C24223A-24PVXAT CY8C24223A-24PVXA