CC1000dm

Dual Mode PMC cPCI Carrier Card

User's Manual

May 2006





The information in this manual has been checked and is believed to be accurate and reliable. HOWEVER, NO RESPONSIBILITY IS ASSUMED BY ARTESYN COMMUNICATION PRODUCTS FOR ITS USE OR FOR ANY INACCURACIES. Specifications are subject to change without notice. ARTESYN COMMUNICATION PRODUCTS DOES NOT ASSUME ANY LIABILITY ARISING OUT OF USE OR OTHER APPLICATION OF ANY PRODUCT, CIRCUIT, OR PROGRAM DESCRIBED HEREIN. This document does not convey any license under Artesyn Communication Products patents or the rights of others.

Artesyn and the Artesyn logo are registered trademarks of Artesyn Technologies and are used by Artesyn Communication Products under license from Artesyn Technologies. All other trademarks are property of their respective owners.

Revision Level	Principal Changes	Date
10004281-00	Current release information	April 2004
10004281-01	Remove Ethernet configuration, add CE certificate	October 2004
10004281-02	RoHS compliance	May 2006

Copyright © 2006 Artesyn Communication Products. All rights reserved.

REGULATORY AGENCY WARNINGS & NOTICES

.

he Artesyn CC1000dm meets the requirements set forth by the Federal Communications Commission (FCC) in Title 47 of the Code of Federal Regulations. The following information is provided as required by this agency.

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

FCC RULES AND REGULATIONS - PART 15

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference, in which case the user will be required to correct the interference at his own expense.

Caution:



Making changes or modifications to the CC1000dm hardware without the explicit consent of Artesyn Communication Products could invalidate the user's authority to operate this equipment.

EC Declaration of Conformity

According to EN 45014:1998

Manufacturer's Name: Artesyn Technologies

Communication Products Division

Manufacturer's Address: 8310 Excelsior Drive

Madison, Wisconsin 53717

Declares that the following product, in accordance with the requirements of 89/336/EEC, EMC directive and 99/5/EC, RTTE directive and their amending directives,

Product: Compact PCI Carrier Card

Model Name/Number: CC1000dm/10005129-xx

has been designed and manufactured to the following specifications:

EN55022:1998 Information Technology Equipment, Radio disturbance characteristics, Limits and methods of measurement

EN55024:1998 Information Technology Equipment, Immunity characteristics, Limits and methods of measurement

EN300386 V.1.3.1 Electromagnetic compatibility and radio spectrum matters (ERM); Telecommunication network equipment; EMC requirements

As manufacturer we hereby declare that the product named above has been designed to comply with the relevant sections of the above referenced specifications. This product complies with the essential health and safety requirements of the EMC directive and RTTE directive. We have an internal production control system that ensures compliance between the manufactured products and the technical documentation.

Issue date: May 10, 2006





CONTENTS

1 Overview

Components and Features 1-1 Functional Overview 1-2 Additional Information 1-2 Product Certification 1-3 RoHS Compliance 1-3 Terminology and Notation 1-4 Technical References 1-4

Electrostatic Discharge 2-1

Troubleshooting 2-13

2 Setup

CC1000dm Circuit Board 2-1 Identification Numbers 2-4 Connectors 2-4 Fuses and Jumpers 2-5 Reset Switch 2-6 LEDs 2-7 CC1000dm Setup 2-7 Multiple Option Selection (JP3) 2-7 Local VIO Selection 2-7 Monarch Selection 2-7 Auto Memory Selection 2-7 Oscillator Selection 2-8 Bridge Serial ROM Selection 2-8 Mode Selection (JP5) 2-9 PLD Header (JP6) 2-9 Power Requirements 2-10 Environmental Considerations 2-10 Operational Checks 2-10 Reset Methods 2-11

	Service Information 2-13
3	PMC/PCI Interface
	PCI Bridge Features 3-1 PMC Module Installation 3-1
	Monarch Functionality 3-2
	Device Mapping 3-2
	Timing 3-3
	Interrupts 3-3
	Arbitration 3-3
	Bridge EEPROM 3-6 PCI 6254 Configuration Registers 3-6 PCI Identification Values 3-11 JTAG Headers 3-11 PCI Bus Control Signals 3-12 PMC Connector Pin Assignments 3-14
4	Carrier Card Bus Interface
	Features 4-1 Data Buffers 4-1 Arbitration and Device Selection 4-2 Clock Generation 4-2 Hot Swap 4-2 Overview 4-2 Implementation 4-4
	Other Resources 4-4
	CC1000dm Control Signals 4-5 Backplane Connector Pin Assignments 4-5
5	Glossary

Technical Support 2-13

FIGURES

Figure 1-1:	General System Block Diagram 1-2
Figure 2-1:	Component Map, Top (rev. 02) 2-2
Figure 2-2:	Component Map, Bottom (rev. 02) 2-3
Figure 2-3:	Jumper/Header Locations, Top View 2-
Figure 2-4:	Front Panel 2-7
Figure 2-5:	Multiple Option Jumper, JP3 2-8
Figure 2-6:	PLD Header, JP6 2-9
Figure 2-7:	Basic Reset Diagram 2-11
Figure 2-8:	PLD Signal Routing-All Modes 2-12

Figures

TABLES

Table 1-1:	Regulatory Agency Compliance 1-3		
Table 1-2:	Technical References 1-4		
Table 2-1:	Circuit Board Dimensions 2-1		
Table 2-2:	Multiple Option Jumper Selection, JP3 2-8		
Table 2-3:	System Controller Modes, JP5 2-9		
Table 2-4:	PLD Header Pin Assignments, JP6 2-9		
	· ·		
Table 2-5:	Power Requirements 2–10		
Table 2-6:	Environmental Requirements 2-10		
Table 3-1:	PMC Slots Available Power 3-2		
Table 3-2:	IDSEL Mapping for PCI Devices 3-2		
Table 3-3:	PMCx Interrupt Mapping 3-3		
Table 3-4:	cPCI Interrupt Mapping 3-3		
Table 3-5:	Request/Grant Assignments 3-5		
Table 3-6:	PLX PCI 6254 Configuration Signals 3-6		
Table 3-7:	PCI Identification Values 3-11		
Table 3-8:	Debug Header Pin Assignments (JP1, JP2) 3-11		
Table 3-9:	J1x PMC Connector Pin Assignments 3-14		
Table 3-10:	J2x PMC Connector Pin Assignments 3-15		
Table 4-1:	Hot Swap System Models 4-3		
Table 4-2:	Control Signals 4–5		
Table 4-3:	J1 Connector Pin Assignments 4-5		
Table 4-4:	J2 Connector Pin Assignments 4-6		
Table 4-5:	J3 Connector Pin Assignments 4-7		
Table 4-6:	J5 Connector Pin Assignments 4-8		

Tables

.

D		^	IS:		n (
N	Ė١	IJ	15	ı۲	K.

:

Register 3-1: Internal Arbiter Control Register 3-4

Register 3-2: PCI6254 Configuration Registers–Transparent Mode 3-6

Register 3-3: PCI6254 Configuration Registers–Non-Transparent Mode 3-8

Registers

OVFRVIFW

he Artesyn CC1000dm (dual mode) is a CompactPCI (cPCI) Processor Mezzanine Card (PMC) carrier capable of supporting Processor PMC (PrPMC) in both transparent and opaque (non-transparent) PCI to PCI bridge (PPB) modes of operation. The CC1000dm cPCI interface is compliant with both the PICMG® 2.0 CompactPCI® Specification and the PCI Local Bus Specification. The two PMC slots conform to the extended Processor PMC for Processor PCI Mezzanine Cards, VITA 32 -2003 standard. Applications include:

- Wireless base station and gateway
- Voice over Packet (VoP) Signaling Gateway (SG), Media Gateway Controller (MGC), and SoftSwitch
- Access enterprise gateway

COMPONENTS AND FEATURES

The following is a brief summary of the CC1000dm hardware components and features:

PCI-to-PCI Bridge: The CC1000dm uses a 64-bit, up to 66 MHz, dual mode transparent/non-transparent

PCI bridge. The specific device is PLX Technology® PCI 6254 (HB6). The bridge chip also provides EEPROM support for extra register control. The cPCI interface in legacy

mode is backwards compatible with the Artesyn CC1000 carrier card.

Blade Solution: The CC1000dm supports four modes. One of these provides an ideal blade solution, as it

allows the CC1000dm to operate (via jumper selection) in a system without a cPCI sys-

tem controller.

The PCI Mezzanine Card (PMC) is a 64-bit interface that allows you to customize the PMC Modules:

> CC1000dm by adding plug-on modules. The plug-on modules are based on the Peripheral Component Interconnect (PCI) specification. The CC1000dm accepts two singlewidth or one double-width PMC module. The PMC slots are compatible with IEEE Stan-

dard for a Common Mezzanine Card Family: CMC IEEE Std 1386-2001.

The CC1000dm has a front panel push button that provides a reset function for the card. Reset Switch:


The Linear Technology LTC®3713 provides the 3.3 volt conversion from the 5 volt input Switching Regulator:

for the PMC slots.

FUNCTIONAL OVERVIEW

The following block diagram provides a functional overview for the CC1000dm:

Figure 1-1: General System Block Diagram



ADDITIONAL INFORMATION

This section lists the CC1000dm hardware's regulatory certifications and briefly discusses the terminology and notation conventions used in this manual. It also lists general technical references.

Mean time between failures (MTBF) has been calculated at 1,251,602 hours using the Method I Case 3, Telcordia Issue 1 model at 30^O C.

Product Certification

The CC1000dm hardware has been tested to comply with various safety, immunity, and emissions requirements as specified by the Federal Communications Commission (FCC), Underwriters Laboratories®, Inc. (UL), and others. The following table summarizes this compliance:

Table 1-1: Regulatory Agency Compliance

Туре:	Specification:	
Safety	IEC60950/EN60950 — Safety of Information Technology Equipment (Western Europe)	
	UL60950-1, CSA C22.2 No. 60950-1-03, 1st Edition — Safety of Information Technology Equipment, including Electrical Business Equipment (BI-National)	
EMC	FCC Part 15, Class A — Title 47, Code of Federal Regulations, Radio Frequency Devices	
	ICES 003, Class A - Radiated and Conducted Emissions, Canada	
	EN55022 — Information Technology Equipment, Radio Disturbance Characteristics, Limits and Methods of Measurement	
	EN55024 — Information Technology Equipment, Immunity Characteristics, Limits and Methods of Measurement	
	ETSI EN300386 — Electromagnetic Compatibility and Radio Spectrum Matters (ERM), Telecommunication Network Equipment, Electromagnetic Compatibility (EMC) Requirements	

Artesyn maintains test reports that provide specific information regarding the methods and equipment used in compliance testing. Unshielded external I/O cables, loose screws, or a poorly grounded chassis may adversely affect the CC1000dm hardware's ability to comply with any of the stated specifications.

The UL web site at ul.com has a list of Artesyn's UL certifications. To find the list, search in the online certifications directory using Artesyn's UL file number, E190079. There is a list for products distributed in the United States, as well as a list for products shipped to Canada. To find the CC1000dm, search in the list for 10005129-xx, where xx changes with each revision of the printed circuit board.

RoHS Compliance

The CC1000dm is compliant with the European Union's RoHS (Restriction of Use of Hazardous Substances) directive created to limit harm to the environment and human health by restricting the use of harmful substances in electrical and electronic equipment. Effective July 1, 2006, RoHS restricts the use of six substances: cadmium (Cd), mercury (Hg), hexavalent chromium (Cr (VI)), polybrominated biphenyls (PBBs), polybrominated diphenyl ethers (PBDEs) and lead (Pb). Configurations that are 5-of-6 are built with tin-lead solder per the lead-in-solder RoHS exemption.

To obtain a certificate of conformity (CoC) for the CC1000dm, send an e-mail to sales@artesyncp.com or call 1-800-356-9602. Have the part number(s) (e.g., C000####-##) for your configuration(s) available when contacting Artesyn.

Terminology and Notation

An active low signal is indicated with an asterisk * after the signal name. Active low signals:

Byte, word: Throughout this manual byte refers to 8 bits, word refers to 16 bits, and long word refers

to 32 bits, double long word refers to 64 bits.

This manual uses the acronym, PLD, as a generic term for programmable logic device

(also known as FPGA, CPLD, EPLD, etc.).

Hexadecimal numbers end with a subscript 16. Binary numbers are shown with a sub-Radix 2 and 16:

script 2.

Technical References

Further information on basic operation and programming of the CC1000dm components can be found in the following documents:

Table 1-2: Technical References

Device / Interface:	Document: ¹		
Bridge	PCI 6254 (HB6) Dual Mode Universal PCI-to-PCI Bridge Data Book (PLX Technology, Inc.; Version 2.0 May 2003) http://www.plxtech.com/		
CompactPCI	PICMG® 2.0 CompactPCI® Specification/Revision 3.0. October 1, 1999 PICMG® 2.1 CompactPCI® Hot Swap Specification/Revision 2.0 January 17, 2001 PICMG® 2.2 VME64x on CompactPCI® Specification/Revision 1.0 August 7, 1998 PICMG® 2.3 PMC on CompactPCI® Specification/Revision 1.0 August 7, 1998 PICMG® 2.4 IP on CompactPCI® Specification/Revision 1.0 August 7, 1998 (PCI Industrial Computer Manufacturers Group, PICMG; Wakefield, MA) http://www.picmg.org/		

Device / Interface:	Document: ¹	(continued)
PMC	IEEE Standard for a Common Mezzanine Car 1386-2001 (Institute of Electrical and Electro New York, NY) http://www.ieee.org/	-
	IEEE Standard Physical and Environmental L Cards (PMC) IEEE Std 1386.1-2001 (IEEE: New York, NY) http://www.ieee.org/	ayers for PCI Mezzanine
	PCI Local Bus Specification (PCI Special Interest Group, Revision 2.3 Mar http://www.pcisig.com/home	rch 29, 2002)
	Processor PMC Standard for Processor PCI M 2003 Revision 1.0a, 29 April 2003 Draft (VITA Standards Organization) http://www.vita.com/	lezzanine Cards, VITA 32 -

1. Frequently, the most current information regarding addenda/errata for specific documents may be found on the corresponding web site.

SFTUP

his chapter describes the physical layout of the boards, the setup process, and how to check for proper operation once the boards have been installed. This chapter also includes troubleshooting, service, and warranty information.

ELECTROSTATIC DISCHARGE

Before you begin the setup process, please remember that electrostatic discharge (ESD) can easily damage the components on the CC1000dm hardware. Electronic devices, especially those with programmable parts, are susceptible to ESD, which can result in operational failure. Unless you ground yourself properly, static charges can accumulate in your body and cause ESD damage when you touch the board.

Caution:



Use proper static protection and handle CC1000dm boards only when absolutely necessary. Always wear a wriststrap to ground your body before touching a board. Keep your body grounded while handling the board. Hold the board by its edges-do not touch any components or circuits. When the board is not in an enclosure, store it in a static-shielding bag.

To ground yourself, wear a grounding wriststrap. Simply placing the board on top of a static-shielding bag does not provide any protection-place it on a grounded dissipative mat. Do not place the board on metal or other conductive surfaces.

CC1000DM CIRCUIT BOARD

The CC1000dm circuit board is a cPCI carrier card assembly. It uses a 12-layer printed circuit board with the following dimensions:

Table 2-1: Circuit Board Dimensions

Width:	Depth:
9.2 in. (233.35 mm)	6.3 in. (160.00 mm)

The following figures show the front panel, component maps, and jumper locations for the CC1000dm circuit board.

Figure 2-1: Component Map, Top (rev. 02)





Figure 2-2: Component Map, Bottom (rev. 02)



Identification Numbers Before you install the CC1000dm circuit board in a system, you should record the following information:

- ☐ The board serial number: 680-____ The board serial number appears on a bar code sticker located on the back of the board.
- The board product identification: This sticker is located near the board serial number.

It is useful to have these numbers available when you contact the Technical Support department at Artesyn Communication Products.

Connectors

The CC1000dm circuit board has various connectors (see the figures beginning on page 2-3), summarized as follows:

- These connectors are not installed on the CC1000dm. P1-P2:
 - This 110-pin connector has keying for 3.3 volt and 5 volt supplies. See Table 4-3 for the pin assignments.
 - J2: This 110-pin connector carries the PCI 64-bit extension signals. See Table 4-4 for the pin assignments.
 - J3: This is a 95-pin connector that routes the I/O signals for the PMC I/O, serial port, and USB port. See Table 4-5 for the pin assignments.
 - J5: This 110-pin connector is used for PMC I/O. See Table 4-6 for the pin assignments.
 - This is a 3-pin header for the Hot Swap switch.
 - This connector shares the 32-bit PCI signals with the J12 connector (secondary bus). In addition, J11 supports a V(I/O) power supply for universal PCI signaling. It uses 3.3 volt PCI buffers with a 5 volt tolerance. See Table 3-9 for the pin assignments.
 - This connector shares the 32-bit PCI signals with the J11 connector (secondary bus). It also carries the 3.3 volt supply voltage. See Table 3-9 for the pin assignments.
 - This connector carries the 64-bit PCI extensions (secondary bus). See Table 3-9 for the pin assignments.
 - J14: This connector is for user I/O, which routes to J3. See Table 3-9 for the pin assignments.
 - This connector shares the 32-bit PCI signals with the J22 connector (secondary bus). In addition, J21 supports a V(I/O) power supply for universal PCI signaling. It uses 3.3 volt PCI buffers with a 5 volt tolerance. See Table 3-10 for the pin assignments.
 - This connector shares the 32-bit PCI signals with the J21 connector (secondary bus). It also carries the 3.3 volt supply. See Table 3-10 for the pin assignments.

- This carries the 64-bit PCI extensions (secondary bus). See Table 3-10 for the pin assign-J23: ments.
- This connector is for user I/O, which routes to J5. See Table 3-10 for the pin assignments. J24:

Fuses and Jumpers


The CC1000dm has various jumpers, headers, and fuses. Please refer to Fig. 2-3 on the following page for the jumper/header locations.

F1-F4: These are spare fuses on the top side of CC1000dm.

Note: Fuses F5 through F10 are located on the bottom side, see Fig. 2-2.

- This fuse (.75 amp) provides protection for the 3.3 volt supply to the PMC JTAG header. F5:
- This fuse (.75 amp) provides protection for the PLD JTAG header. F6:
- F7: This fuse (.75 amp) provides protection for the 5 volt supply to the backplane.
- This fuse (.75 amp) provides protection for the 3.3 volt supply to the backplane. F8:
- This fuse (.75 amp) provides protection for the +12 volt supply to the backplane. F9:
- This fuse (.75 amp) provides protection for the -12 volt supply to the backplane. F10:
- Each PMC slot has an associated 10-pin debug header (see Table 3-8). JP1, JP2:
 - JP3: This 10-pin jumper selects the following configurations: local VIO, Monarch, auto memory, oncard oscillator and bridge serial ROM (see page 2-7).
 - This 4-pin jumper selects the mode: transparent, non-transparent, legacy (Artesyn CC1000), or no system controller (see page 2-9).
 - JP6: The programmable logic device (PLD) uses this 10-pin JTAG header (see page 2-9).
 - JP7: This is a spare header.

Figure 2-3: Jumper/Header Locations, Top View




Reset Switch

The CC1000dm has a push button switch (SW1) on the front panel to reset the secondary PCI bus and inform the CompactPCI bus of the need for enumeration.

LEDs

All CC1000dm carrier cards have a blue LED which indicates the Hot Swap status, as shown in Fig. 2-4. The PCI bridge component monitors the micro-switch which is activated by the card ejector handle. The micro-switch indicates to the PCI bridge when the ejector is open or closed.

Figure 2-4: Front Panel



CC1000DM SETUP

You will need the jumper settings and the PCI signaling in order to set up and check the operation of the Artesyn CC1000dm carrier card. See Fig. 2-3 for the jumper locations on the CC1000dm.

Save the antistatic bag and box for future shipping or storage.

Multiple Option Selection (JP3)

LOCAL VIO SELECTION

The secondary (PMC) side of the PCI bridge can be set for either 3.3 volt or 5 volt signaling. Installing the jumper in JP3 pins 1-2, selects 3.3 volt signaling (default). The primary (cPCI) side is set externally to the CC1000dm.

Caution:

Incorrect installation of this jumper can damage PMC modules that only support 3.3 volt signaling.



MONARCH SELECTION

The PMC slots can be configured to support either Monarch or non-Monarch modules. Setting the jumper to select PMC1 Monarch configures the board for a Monarch module in PMC Slot 1 (factory default). Without a jumper installed in JP3 pins 3-4, this configures the board for a Monarch in PMC slot 2. Please refer to page 3-2 for further details regarding Monarch functionality.

AUTO MEMORY SELECTION

In non-transparent mode, the cross bridge memory (XB_MEM) setting allows the primary side to enumerate the primary bus with a default 16-megabyte window. Otherwise the primary side may experience a delay in enumeration if the secondary side PMC has a long enumeration time.

If the Serial ROM (SROM) is enabled, it overrides the 16-megabyte window with the applicable window. Install this jumper when using the SROM and also when the S-Port ready and P-Port ready bits are to be set. This allows the bridge to be enumerated without any further interaction.

OSCILLATOR SELECTION

When the 66 MHz oncard oscillator is enabled, this allows the CC1000dm to produce its own 33/66 MHz clock for the secondary side. This is independent of the primary frequency.

BRIDGE SERIAL ROM SELECTION

Installing the bridge SROM jumper disables the PCI 6254 bridge SROM. The EEPROM is used to initialize the registers. If the EEPROM becomes corrupted and locks the system, disabling the EEPROM allows default access to the CC1000dm.

Figure 2-5: Multiple Option Jumper, JP3




Table 2-2: Multiple Option Jumper Selection, JP3

Signal Name:	Bit:	Selection:	Jumper:
VIO CEI 2 2V*	0	3.3 V Local VIO (default)	Install 1-2
VIO_SEL_3_3V*	1	5 V Local VIO	Remove 1-2
PMC_Mon_SEL_1*	0	PMC slot 1 (PMC1) is Monarch (default)	Install 3-4
	1	PMC slot 2 (PMC2) is Monarch	Remove 3-4
XB_MEM_SEL*	0	Auto (cross bridge) memory window in non-transparent mode enabled (default)	Install 5-6
	1	Auto (cross bridge) memory window in non-transparent mode disabled	Remove 5-6
EXT_OSC*	0	On-board 66 MHz oscillator enabled	Install 7-8
	1	On-board 66 MHz oscillator disabled (default)	Remove 7-8

Signal Name:	Bit:	Selection: (continued)	Jumper:
BRIDGE SEE EN*	0	Bridge serial ROM enabled (default)	Remove 9-10
DKIDGE_SEE_EN	1	Bridge serial ROM disabled	Install 9-10

Mode Selection (JP5)

The system controller modes are selected by jumper JP5. The legacy product is the Artesyn CC1000 carrier card.

Table 2-3: System Controller Modes, JP5

Jumper Position:	Mode_Sel (3:0):	Mode:
1-2	1000	Non-Transparent (default)
3-4	1011	Transparent
2-4	0001	Legacy (CC1000)
None	1001	No System Controller

PLD Header (JP6)

This 10-pin JTAG header is used by the PLD.

Figure 2-6: PLD Header, JP6



Table 2-4: PLD Header Pin Assignments, JP6

Pin:	Signal:	Pin:	Signal:			
1	PLD_TCK	2	ground			
3	PLD_TD0	4	PLD_3_3V			
5	PLD_TMS	6	no connect			
7	no connect	8	no connect			
9	PLD_TDI	10	ground			

Power Requirements

Be sure your power supply is sufficient for the board. The combined power (3.3 volts and 5 volts) for a CC1000dm is 27 watts. Table 2-5 lists the specific power requirements for the CC1000dm. Please contact Artesyn Technical Support at 1http://www.artesyncp.com/support on the internet or send E-mail to support@artesyncp.com if you have specific questions regarding the board's power requirements.

Table 2-5: Power Requirements

Voltage:	Range:	Typical Current (amps):	Usage:				
+3.3 V	+5/-3%	1.0	Board logic				
+5 V	+5/-3%	0.4	Board logic				
+12 V	±5%	0.5	PMC slot power				
-12 V	±5%	0.5	PMC slot power				
VIO	±5%	0.75	PCI signaling for board logic				

Environmental Considerations

As with any printed circuit board, be sure that air flow to the board is adequate. Chassis constraints and other factors greatly affect the air flow rate. The environmental requirements are as follows:.

Table 2-6: Environmental Requirements

Voltage:	Usage:
Operating Temperature	0 to +55 ⁰ Centigrade, ambient (at board)
Relative Humidity	Not to exceed 95% (non-condensing)
Storage Temperature	-40 to +85 ⁰ Centigrade, ambient
Shock and Vibration	NEBS Level 3 compliant

OPERATIONAL CHECKS

All products are tested before they are shipped from the factory. When you receive your CC1000dm, follow these steps to assure yourself that the system is operational:

- Visually inspect the board for components that could have loosened during shipment.
- Verify that the front panel is secure.
- By default, the CC1000dm carrier card is configured to support 3.3 V I/O operation on the secondary bus. Please be sure to select the appropriate voltage for your application.

RESET METHODS

Fig. 2-7 shows the basic reset diagram for the CC1000dm. For PLD signal routing changes for each of the four modes, see Fig. 2-8.

Figure 2-7: Basic Reset Diagram





Figure 2-8: PLD Signal Routing-All Modes



Any of the following methods reset the entire board:

- At power-up, the CC1000dm carrier card generates a hard reset.
- The voltage monitor detects voltage supplies of +5 V, +3.3 V, +12 V,-12 V, or PMC_3_3V that fall below the minimum thresholds of +4.7 V, +3.1 V, +11.4 V, -10.8 V, or 3.1 V, respectively.
- Input from the cPCI reset signal (except when in the no system controller mode)
- Pressing the reset switch (SW1) on the CC1000dm front panel
- Writing to the PLX PCI 6254 (HB6) Bridge Control register from the PCI address space can generate a reset on the S-RST* signal.
- Input from the RSTOUT* signal from either PMC slot 1 or PMC slot 2.

т	R	0	П	R	П	F	5	н	0	0	T	١N	L	G
	11	v	U	$\mathbf{\nu}$	_	_	_		v	v		111	ı۷	u

In case of difficulty, use this checklist: ☐ Be sure the CC1000dm circuit board is seated firmly in the card cage. ☐ Be sure the system is not overheating. ☐ Check the cables and connectors to be certain they are secure. ☐ Verify that the PMC modules are fully installed and seated firmly in the PMC slots.

Technical Support

If you need help resolving a problem with your CC1000dm, visit http://www.artesyncp.com/support on the internet or send E-mail to support@artesyncp.com. Please have the following information handy:

- CC1000dm serial number and product identification from the sticker
- version and part number of the operating system (if applicable)
- whether your board has been customized for options
- license agreements (if applicable)

If you do not have internet access, please call Artesyn at (800) 327-1251 for further assistance.

Service Information

If you plan to return the board to Artesyn Communication Products for service, visit http://www.artesyncp.com/support on the internet or send E-mail to serviceinfo@artesyncp.com to obtain a Return Merchandise Authorization (RMA) number. We will ask you to list which items you are returning and the board serial number, plus your purchase order number and billing information if your CC1000dm hardware is out of warranty. Contact our Test Services Department for any warranty questions. If you return the board, be sure to enclose it in an antistatic bag, such as the one in which it was originally shipped. Send it prepaid to:

> **Artesyn Communication Products Test Services Department** 8310 Excelsior Drive Madison, WI 53717

RMA #

Please put the RMA number on the outside of the package so we can handle your problem efficiently. Our service department cannot accept material received without an RMA number.

he CC1000dm has two 3.3 volt/5 volt, 64-bit, Processor PMC slots, designated PMC1 and PMC2. Either slot can be configured as a Monarch module by means of a ten-pin jumper (see JP3 on page 2-7). When the CC1000dm is in transparent mode, neither PMC slot is selected as Monarch. The PMC slots comply with IEEE Standard for a Common Mezzanine Card Family: CMC IEEE Std 1386-2001.

PCI BRIDGE FEATURES

The CC1000dm supports PCI bus speeds of up to 66 MHz with the PLX PCI 6254 (HB6) dual-mode (transparent and non-transparent), universal 64-bit PCI-to-PCI bridge. In transparent mode, the PCI bus is connected to the primary port. In non-transparent mode, the PCI bus is connected to the secondary port. Some additional features include:

- The PLX PCI 6254 bridge complies with the PCI Local Bus Specification Revision 2.3 Bus Interface
- 64-bit PCI address/data busses
- Asynchronous primary and secondary ports can operate at different frequencies-a maximum ratio of 1:2:5 or 2:5:1 between primary and secondary bus clocks
- Serial ROM interface
- PCI bus arbiter

PMC MODULE INSTALLATION

The CC1000dm carrier card has two PMC expansion slots-J1x and J2x (PMC1 and PMC2). A single-width PMC module may be installed at each of these slots. Each slot includes a cutout on the front panel for I/O.

When installing a PMC module, follow these guidelines:

Before adding modules to the CC1000dm carrier card, be sure that the combined power requirements of the CC1000dm carrier card and the PMC modules do not exceed the system's power supply rating or cPCI ratings. Table 3-1. describes the power available at the PMC slots.

Table 3-1: PMC Slots Available Power

Note:

A maximum load current of 6 amps (worst case) results in a voltage drop of approximately 100 mV to the PMC 5 volt power supply inputs. To ensure proper module operation, adjust the CompactPCI power 3 supply to accommodate any voltage drop or power supply ripple that may occur when operating the carrier card.

3.3 Volts:	5 Volts:	3.3 and 5 Volts Combined:							
8.5 amps	6 amps	28-30 watts							

- 2 To prevent ESD damage to the CC1000dm carrier card and the PMC modules, wear a grounding wriststrap and use a grounded work surface while handling the card.
 - Set up the PMC module and install it on the CC1000dm carrier card as specified in the module's hardware manual.

Monarch Functionality

Each slot (PMC1 and PMC2) on the CC1000dm carrier card can be configured to function as either a Monarch or non-Monarch PMC slot (in non-transparency or legacy mode), as described in the Processor PMC Standard for Processor PCI Mezzanine Cards, VITA 32- 2003 Specification. Although only one slot can be a Monarch, there can be as many non-Monarch PMCs as the carrier card can support. A module placed on the Monarch slot performs local PCI bus enumeration and handles PMC interrupts. A module placed on the non-Monarch slot behaves in the traditional slave processor manner. Both slots have the ability to be configured as either Monarch or non-Monarch by the 10-pin jumper at JP3.

Device Mapping

Table 3-2: IDSEL Mapping for PCI Devices

Once the Monarch PMC module has completed initialization of the CC1000dm local bus, the PCI agents located on that bus are available for access. There are up to two PCI devices installed on the PLX PCI 6254 (HB6) secondary bus and two PCI IDSEL lines allocated to each PMC slot. Table 3-2 lists all the IDSEL mappings.

PCI Address Line:	Local PCI Device IDSEL Connection:					
AD22	PMC 1					
AD21	PMC 1 Alternate Device					
AD20	PMC 2					
AD19	PMC 2 Alternate Device					
AD18	PLX PCI 6254 (HB6) PCI Bridge					

Timing

The module interface transfers data between the PCI and local memory at burst data rates. When two modules are installed, they both contend for ownership of a common bus, which may reduce the individual performance of each module. Specific transfer rates to the PCI bus are dependent on the module design.

Many PMC modules also incorporate a bridge chip between their PCI and local busses, essentially creating two bridges that must be crossed to complete a cycle. Often, the second bridge is a source of long delays due to the associated bus acquisition latency. Initialization and time-out values should be set up to accommodate any additional latency.

Interrupts

Table 3-3: PMCx Interrupt Mapping External interrupts that are controlled by the CC1000dm carrier card are routed to the on-board devices/slots as follows:

Base PCI Interrupt Assignment (secondary):	PMC1/ PMC2 (Transparent, non-transparent, no system controller modes) System Controller PCI Interrupt Line:	PMC1 (Legacy mode only) Non-System Controller PCI Interrupt Line:
INTA	INTA (J21, pin 4)	INTC (J11, pin 6)
INTB	INTB (J21, pin 5)	INTD (J11, pin 9)
INTC PLX PCI 6254 (HB6)	INTC (J21, pin 6)	INTA (J11, pin 4)
INTD	INTD (J21, pin 9)	INTB (J11, pin 5)

Table 3-4: cPCI Interrupt Mapping

Base cPCI Interrupt Assignment:	Transparent Mode (secondary):	Non-Transparent or Legacy Mode:				
INTA (J1, pin A3)	INTA	INTA (PCI 6254 primary side)				
INTB (J1, pin B3)	INTB	-				
INTC (J1, pin C3)	INTC	-				
INTD (J1, pin E3)	INTD	-				

Arbitration

The CC1000dm arbitration control for the on-board PCI devices is provided by the PLX PCI 6254 PCI-to-PCI bridge. The PCI 6254 arbitrates for use of the primary bus when initiating upstream transactions and for use of the secondary bus when forwarding downstream transactions. The primary bus arbiter is external to the PCI 6254, and the secondary bus is an internal arbiter on the PCI 6254.

Register 3-1: Internal Arbiter Control Register

The Internal Arbiter Control register is located at offset 50h. All bits are read/write.

15 14 13 12			11	10	9	8	7	6	5	4	3	2	1	0	
BPC				HPM	IHP			HPN	ИLР		HPG A	HPG F	LPG A	LPG F	

LPGF: Low Priority Group Fixed arbitration

- 1 Uses the fixed priority arbitration scheme
- 0 Uses the rotating priority arbitration scheme (default)

LPGA: Low Priority Group Arbitration order

This bit is only valid when the low priority arbitration group is set to a fixed arbitration scheme (relative to HPM).

- 1 Priority decreases in ascending numbers of the master
- Priority increases in ascending numbers of the master (default)

High Priority Group Fixed arbitration

- 1 Uses the fixed priority arbitration scheme
- 0 Uses the rotating priority arbitration scheme (default)

HPGA: High Priority Group Arbitration order

> This bit is only valid when the high priority arbitration group is set to a fixed arbitration scheme (relative to HPM).

- Priority decreases in ascending numbers of the master
- 0 Priority increases in ascending numbers of the master (default)

Highest Priority Master in Low Priority group HPMLP:

> This controls which master in the low priority group has the highest priority (only for fixed arbitration scheme).

0000 Master#0 has highest priority (default)

0001 Master#1 has highest priority

to...

1001 PCI 6254 has highest priority

1010-1111 reserved

Highest Priority Master in High Priority group HPMHP:

> This controls which master in the high priority group has the highest priority. It is valid only in the fixed arbitration scheme.

0000 Master#0 has highest priority (default)

0001 Master#1 has highest priority

to...

1001 PCI 6254 has highest priority

1010-1111 reserved

Bus Parking Control BPC:

This controls the bus grant behavior during idle.

0000 Last master granted is parked (default)

0001 Master #0 is parked

to...

1001 Master #8 is parked PCI 6254 is parked

Others Grant is deasserted

The secondary arbiter implements a programmable two-level rotating algorithm whereby the priorities are re-evaluated at the start of each new transaction on the secondary PCI bus. From this point until the time the next transactions starts, the arbiter will assert grants corresponding to the highest priority request asserted. The arbiter supports up to ten request/grant pairs. The request/grant assignments for the arbiter are shown in the following table. For more detailed information regarding arbitration, refer to the PLX PCI 6254 documentation listed in the Technical References Table 1-2.

Table 3-5: Request/Grant Assignments

CC1000dm Request/Grant	Local PCI Bus Device:
0	PMC 1
1	PMC 2
2	reserved
3	reserved
4	PMC 1 Alternate Device
5	PMC 2 Alternate Device
6	reserved
7	reserved
8	reserved
9	PCI 6254

BRIDGE EEPROM

The PLX PCI 6254 PCI-to-PCI bridge utilizes ROM interface signals to initialize the PCI 6254 registers. The following table briefly describes these signals (see the data book for complete information):

Table 3-6: PLX PCI 6254 Configuration Signals

Signal	Description:
EEPCLK	The EEPROM Clock output signal to the EEPROM interface is used during autoload and for VPD functions. This pin is tri-stated if EE_EN* = 1.
EEPDATA	The EEPROM Serial Data interfaces to the EEPROM (bi-directional). This pin is tri-stated if $EE_EN^* = 1$.
EE_EN*	The EEPROM Enable LOW input enables EEPROM access. 0=enable EEPROM use 1=connect to logic 1 state

PCI 6254 CONFIGURATION REGISTERS

The PCI 6254 can be configured to act as either a transparent or non-transparent PCIto-PCI bridge by selecting the appropriate jumper on JP5 (see page 2-9). In transparent mode, the CC1000dm system PCI bus is connected to the PCI 6254 primary port. The PCI 6254 non-transparent mode acts as a memory-mapped PCI device with the primary port connected to the cPCI backplane.

Register 3-2: PCI6254 Configuration Registers-Transparent Mode

Primary						
Offset	31 24	23 16	15 8	7 0		
00h	Dev	ice ID	Vend	lor ID		
04h	Prima	ry Status	Primary	Command		
08h		Class Code		Revision ID		
0Ch	BIST	Header Type	Primary Latency Time	Cache Line Size		
10h		reso	erved			
18h	Secondary Latency Timer Subordinate Bus Number		Secondary Bus Number	Primary Bus Number		
1Ch	Second	ary Status	I/O Limit	I/O Base		
20h	Memo	ry Limit	Memory Base			
24h	Prefetchable	Memory Limit	Prefetchable Memory Base			

28h	Prefetchable Memory Base Upper 32 Bits									
2Ch	Prefetchable Memory Limit Upper 32 Bits									
30h	I/O Limit U	pper 16 Bits	I/O Base U _l	oper 16 Bits						
34h		reserved		ECP Pointer						
38h		rese	rved							
3Ch	Bridge	Control	Interrupt Pin	reserved						
40h	Arbiter	Control	Diagnostic Control	Chip Control						
44h	Miscellaneo	ous Options	Time-out Control	Primary Flow Through Control						
48h	Secondary Incremental Prefetch Count	Primary Incremental Prefetch Count	Secondary Prefetch Line Count	Primary Prefetch Line Count						
4Ch	reserved	Secondary Flow Through Control	Secondary Maximum Prefetch Count	Primary Maximum Prefetch Count						
50h	reserved	Test Register	Internal Arbiter Control							
54h	EEPRO	M Data	EEPROM Address	EEPROM Control						
58h		rese	rved							
64h	GPIO[3-0] Input Data	GPIO[3-0] Output Enable Control	GPIO[3-0] Output Data	P_SERR* Event Disable						
68h	Clkrun Register	P_SERR* Status	Clock	Control						
6Ch	Private Me	mory Limit	Private Me	emory Base						
70h		Private Memory E	Base Upper 32 Bits							
74h		Private Memory L	imit Upper 32 Bits							
78h		rese	rved							
9Ch	GPI0[7-4] Input Dataport	GPIO[7-4] Output Enable	GPIO[7-4] Output Data	Hot Swap Switch ROR Control						
A0h	GPIO[15-8] Input Dataport	GPI0[15-8] Output Enable	GPIO[15-8] Output Data	Power-up Status						

ACh	reserved							
D0h	Extended Register Index reserved		reserved	reserved				
D4h	Extended Registers Dataport							
D8h	reserved							
DCh	Power Managen	nent Capabilities	Next Item Pointer=E4	Capability ID=01				
E0h	Power Management Data	PMCSR Bridge Support	Power Management CSR					
E4h	reserved	HSCSR=00	Next Item Pointer=E8	Capability ID=06				
E8h	VPD Regi	ster=0000	Next Item Pointer=00	Capability ID=03				
ECh	VPD Data Register=0000_0000							
F0h	reserved							

Register 3-3: PCI6254 Configuration Registers-Non-Transparent Mode

TWOIT III	ansparent wode							
Primary Offset	31	24	23	16	15	8	7	0
00h		Devic	e ID			Vend	or ID	
04h	Pi	rimary	Status			Primary (Command	
08h			(Class Code			Revision ID	
0Ch	BIST Hea			eader Type	Primary L	atency Time	Primary Cache Line Size	e
10h	Downstream I/O or Memory 0 Bar							
14h	Downstream Memory 1 Bar							
18h		Down	stream Me	emory 2 Bar or Down	stream Memo	ry 1 Bar Upper 32	2 bits	
1Ch	reserved							
2Ch	Subsystem ID					Subsystem	Vendor ID	
30h	reserved							
34h				reserved			Capability Pointer	

38h	reserved								
3Ch	Primary Maximum Latency	Primary Minimum Grant	Primary Interrupt Pin	Primary Interrupt Line					
40h	Devi	ce ID	Vend	or ID					
44h	Seconda	ry Status	Secondary	Command					
48h		Class Code		Revision ID					
4Ch	BIST	Header Type	Secondary Latency Timer	Secondary Cache Line Size					
50h		Upstream I/O oi	r Memory 0 Bar						
54h		Upstream M	emory 1 Bar						
58h	Upstream Memory 2 Bar or Upstream Memory 1 Bar Upper 32 bits								
5Ch	reserved								
6Ch	Subsys	Vendor ID							
70h		rese	rved						
74h		reserved		Capability Pointer					
78h		rese	rved						
7Ch	Secondary Max Latency	Secondary Minimum Grant	Secondary Interrupt Pin	Secondary Interrupt Line					
80h		XB Downstream Co	nfiguration Address						
84h		XB Downstream Cor	nfiguration Dataport						
88h		XB Upstream Conf	figuration Address						
8Ch		XB Upstream Conf	iguration Dataport						
90h	reserved	XB Config Access Semaphore Status	XB Upstream Config Own Semaphore	XB Downstream Config Own Semaphore					
94h	reserved	SERR* Event Disable	Clock (Control					
98h	GPI0[3-0] Input Data	GPI0[3-0] Output Enable Control	GPIO[3-0] Output Data	SERR* Status					

9Ch	GPIO[7-4] Input Register GPIO[7-4] Output Enable		GPI0[7-4] Output Data	Hot Swap Switch ROR Control					
A0h	GPI0[15-8] Input Register	GPI0[15-8] Output Enable	GPIO[15-8] Output Data	Power-up Status					
A4h	Upstream Message 3	Upstream Message 2	Upstream Message 1	Upstream Message 0					
A8h	Downstream Message 3	Downstream Message 2	Downstream Message 1	Downstream Message 0					
ACh	MSI C	ontrol	Next Item Pointer=00	MSI Cap ID=5 (rev AA=8)					
B0h		MSI A	ddress						
B4h		MSI Uppe	r Address						
B8h	rese	rved	MSI	Data					
BCh	reserved								
COh	Downstream D	porbell Request	Downstream Doorbell Enable						
C4h	Upstream Doo	orbell Request	Upstream Doorbell Enable						
C8h	Upstream Interrupt Enable	Downstream Interrupt Status	Downstream Doorbell Status						
CCh	Downstream Interrupt Enable	Upstream Interrupt Status	Upstream Doorbell Status						
D0h	Extended Register Index	NT Config Own Semaphore	reserved	reserved					
D4h		Extended Regi	sters Dataport						
D8h	Arbiter	Control	Diagnostic Control	Chip Control					
DCh	Power Managen	nent Capabilities	Next Item Pointer=E4	Capability ID=01					
E0h	Power Management Data	PMSCSR Bridge Support	Power Mana	gement CSR					
E4h	reserved	HSCSR=00	Next Item Pointer=E8	Capability ID=06					
E8h	VPD Regi	ster=0000	Next Item Pointer=00	Capability ID=03					
ECh		VPD Data Regis	ster=0000_0000						
F0h	reserved								
L									

PCI IDENTIFICATION VALUES

Each CC1000dm configuration has a unique set of identification values. The base address for these values is determined by the CC1000dm's location in the cPCI rack and the baseboard. The standard PCI hex offsets are:

Vendor ID 00_{16} Device ID 02_{16} Subsystem Vendor ID $2C_{16}$ Subsystem ID $2E_{16}$

All of these values are two bytes wide (half-word). Please refer to the PLX PCI 6254 data book for more information. The following table lists the identification values for the different CC1000dm configurations:

Table 3-7: PCI Identification Values

Vendor ID (hex):			Subsystem Device ID (hex):	PCI 6254 Bridge Mode:	
3388	20	-	-	Transparent	
	21	1223	3A	Non-transparent	

JTAG HEADERS

Each processor PMC slot has a 10-pin debug header (see Fig. 2-5). These headers are located at JP1 (PMC1) and JP2 (PMC2) to provide easy access to the following signals in Table 3-8:

Table 3-8: Debug Header Pin Assignments (JP1, JP2)

Pin:	Signal:	Pin:	Signal:
1	тск	2	ground
3	TD0	4	5V (fused)
5	TMS	6	no connect
7	no connect	8	no connect
9	TDI	10	ground

The signals for the JTAG header are defined as follows:

TCK: Test Clock Input is clock state information and test data into and out of PMC slots during the test access port (TAP) operation. Scan data is latched at the rising edge of this signal.

- TDO: Test Data Output signal acts as the output port for test data and test instructions out of the PMC slots during TAP operation.
- TMS: Test Mode Select controls the state of the TAP controller in the PMC slots.
- TDI: Test Data Input signal acts as the input port for test data and test instructions into the PMC slots during TAP operation.

PCI BUS CONTROL SIGNALS

The following signals for the PCI interface are available on connectors J1x and J2x. Refer to the PCI specification for detailed usage on these signals. All signals are bidirectional unless otherwise stated.

- ACK64*, REQ64*: ACKNOWLEDGE and REQUEST output signals are used to tell a 64-bit PCI device whether to use the 64-bit or the 32-bit data width.
 - AD00-AD63: ADDRESS and DATA bus (bits 0-63) tri-state lines are used for both address and data handling. A bus transaction consists of an address phase followed by one or more data phases.
- C/BEO* C/BE7*: BUS COMMAND and BYTE ENABLES tri-state lines have different functions depending on the phase of a transaction. During the address phase of a transaction these lines define the bus command. During a data phase the lines are used as byte enables.
 - CLOCK input signal to the PMC modules provides timing for PCI transactions.
 - DEVICE SELECT sustained tri-state signal indicates when a device on the bus has been selected as the target of the current access.
 - EREADY: ENUMERATION READY open-drain output signal of a non-Monarch PrPMC indicates it has completed its on-board initialization and can respond to PCI bus enumeration. As an input signal to the Monarch PrPMC, it indicates all non-Monarchs have completed their on-board initialization and can respond to PCI bus enumeration.
 - FRAME*: CYCLE FRAME sustained tri-state line is driven by the current master to indicate the beginning of an access, and continues to be asserted until the transaction reaches its final data phase.
 - GNT*: GRANT input signal indicates that access to the bus has been granted to a particular master. Each master has its own GNT*.
 - IDSEL: INITIALIZATION DEVICE SELECT input signal acts as a chip select during configuration read and write transactions.
 - IDSELB: INITIALIZATION DEVICE SELECT B; if the optional second PCI agent is implemented, then IDSELB is connected as its IDSEL input.

- PMC INTERRUPTS A, B, C, D lines are used to interrupt the CPU. INTA*, INTB*, INTC*, INTD*:
 - INITIATOR READY sustained tri-state signal indicates that the bus master is ready to IRDY*: complete the data phase of the transaction.
 - LOCK*: LOCK sustained tri-state signal indicates an atomic operation to a bridge that may require multiple transactions to complete.
 - M66EN: 66 MHZ ENABLE input pin indicates to a device whether the bus segment is operating at 66 or 33 MHz.
 - MONARCH: MONARCH when grounded, indicates that the PrPMC module is a Monarch and must provide PCI bus enumeration and interrupt handling.
 - PARITY is even parity across AD00-AD31 and C/BE0-C/BE3*. Parity generation is required by all PCI agents. This tri-state signal is stable and valid one clock after the address phase, and one clock after the bus master indicates that it is ready to complete the data phase (either IRDY* or TRDY* is asserted). Once PAR is asserted, it remains valid until one clock after the completion of the current data phase.
 - PARITY UPPER DWORD tri-state signal is even parity that protects AD[63:0] and PAR64: C/BE[7:0]*. PAR64 must be valid one clock after each address phase on any transaction in which REO64* is asserted.
 - PERR*: PARITY ERROR sustained tri-state line is used to report parity errors during all PCI transactions.
 - PME*: Power Management Event optional open-drain signal (pull-up resistor required) allows a device to request a change in the power state. Devices must be enabled by software before asserting this signal.
 - REQUEST output pin indicates to the arbiter that a particular master wants to use the REQ*: bus.
 - RESET; assertion of this input line brings PCI registers, sequencers, and signals to a consistent state.
 - SERR*: SYSTEMS ERROR open-collector output signal is used to report any system error with catastrophic results.
 - STOP*: STOP is a sustained tri-state signal used by the current target to request that the bus master stop the current transaction.
 - TDI*: TEST DATA INPUT signal serially shifts test data and test instructions into the device during test access port (TAP) operation.
 - TDO*: TEST DATA OUTPUT signal serially shifts test data and test instructions out of the device during TAP operation.
 - TEST MODE SELECT input signal controls the state of the TAP controller in the device. TMS*:

TRDY*: TARGET READY is a sustained tri-state signal that indicates the target's ability to com-

plete the current data phase of the transaction.

TEST RESET input signal provides an asynchronous initialization of the TAP controller.

PMC CONNECTOR PIN ASSIGNMENTS

Table 3-9: J1x PMC Connector Pin Assignments

Each PMC expansion slot has four 64-pin connectors, see Table 3-9 and Table 3-10.

Pin:	J11:	J12:	J13:	J14:	Pin:	J11:	J12:	J13:	J14:
1	тск	+12 V	no connect	P14.1	33	PCI_FRAME*	ground	ground	P14.33
2	-12 V	TRST*	ground	P14.2	34	ground	IDSELB	AD48	P14.34
3	ground	TMS	ground	P14.3	35	ground	PCI_TRDY*	AD47	P14.35
4	PCI_INTA*	TD0	PCI_CBE7*	P14.4	36	PCI_IRDY*	+3.3 V	AD46	P14.36
5	PCI_INTB*	TDI	PCI_CBE6*	P14.5	37	PCI_DEVSEL*	ground	AD45	P14.37
6	PCI_INTC*	ground	PCI_CBE5*	P14.6	38	+5 V	PCI_STOP*	ground	P14.38
7	no connect	ground	PCI_CBE4*	P14.7	39	ground	PCI_PERR*	V(I/O)	P14.39
8	+5 V	no connect	ground	P14.8	40	PCI_LOCK*	ground	AD44	P14.40
9	PCI_INTD*	no connect	V(I/O)	P14.9	41	PCI_SDONE*	+3.3 V	AD43	P14.41
10	no connect	no connect	PCI_PAR64	P14.10	42	PCI_SBO*	PCI_SERR*	AD42	P14.42
11	ground	PUP0	AD63	P14.11	43	PCI_PAR	PCI_CBE1*	AD41	P14.43
12	+3.3 V	+3.3 V	AD62	P14.12	44	ground	ground	ground	P14.44
13	PCLK	PCI_RST*	AD61	P14.13	45	V(I/O)	AD14	ground	P14.45
14	ground	PDN0	ground	P14.14	46	AD15	AD13	AD40	P14.46
15	ground	+3.3 V	ground	P14.15	47	AD12	PCI_M66EN	AD39	P14.47
16	GNT*	PDN1	AD60	P14.16	48	AD11	AD 10	AD38	P14.48
17	REQ*	PCI_PME*	AD59	P14.17	49	AD9	AD8	AD37	P14.49
18	+5 V	ground	AD58	P14.18	50	+5 V	+3.3 V	ground	P14.50
19	V(I/O)	AD30	AD57	P14.19	51	ground	AD7	ground	P14.51
20	AD31	AD29	ground	P14.20	52	PCI_CBE0*	REQB*	AD36	P14.52

Pin:	J11:	J12:	J13:	J14:	Pin:	J11:	J12:	J13:	J14:
21	AD28	ground	V(I/O)	P14.21	53	AD6	+3.3 V	AD35	P14.53
22	AD27	AD26	AD56	P14.22	54	AD5	GNTB*	AD34	P14.54
23	AD25	AD24	AD55	P14.23	55	AD4	no connect	AD33	P14.55
24	ground	+3.3 V	AD54	P14.24	56	ground	ground	ground	P14.56
25	ground	IDSEL	AD53	P14.25	57	V(I/O)	no connect	V(I/O)	P14.57
26	PCI_CBE3*	AD23	ground	P14.26	58	AD3	PCI_EREADY	AD32	P14.58
27	AD22	+3.3 V	ground	P14.27	59	AD2	ground	no connect	P14.59
28	AD21	AD20	AD52	P14.28	60	AD1	PMC_RSTOUT*	no connect	P14.60
29	AD19	AD18	AD51	P14.29	61	AD0	PCI_ACK64*	no connect	P14.61
30	+5 V	ground	AD50	P14.30	62	+5 V	+3.3 V	ground	P14.62
31	V(I/O)	AD16	AD49	P14.31	63	ground	ground	ground	P14.63
32	AD17	PCI_CBE2*	ground	P14.32	64	PCI_REQ64*	Monarch	no connect	P14.64

Table 3-10: J2x PMC Connector Pin Assignments

Pin:	J21:	J22:	J23:	J24:	Pin:	J21:	J22:	J23:	J24:
1	TCK	+12 V	no connect	P24.1	33	PCI_FRAME*	ground	ground	P24.33
2	-12 V	TRST*	ground	P24.2	34	ground	IDSELB	AD48	P24.34
3	ground	TMS	ground	P24.3	35	ground	PCI_TRDY*	AD47	P24.35
4	PCI_INTA*	TDO	PCI_CBE7*	P24.4	36	PCI_IRDY*	+3.3 V	AD46	P24.36
5	PCI_INTB*	TDI	PCI_CBE6*	P24.5	37	PCI_DEVSEL*	ground	AD45	P24.37
6	PCI_INTC*	ground	PCI_BE5*	P24.6	38	+5 V	PCI_STOP*	ground	P24.38
7	no connect	ground	PCI_CBE4*	P24.7	39	ground	PCI_PERR*	V(I/O)	P24.39
8	+5 V	no connect	ground	P24.8	40	PCI_LOCK*	ground	AD44	P24.40
9	PCI_INTD*	no connect	V(I/O)	P24.9	41	PCI_DONE*	+3.3 V	AD43	P24.41
10	no connect	no connect	PCI_PAR64	P24.10	42	PCI_SB0*	PCI_SERR*	AD42	P24.42
11	ground	PUP0	AD63	P24.11	43	PCI_PAR	PCI_CBE1*	AD41	P24.43
12	+3.3 V	+3.3 V	AD62	P24.12	44	ground	ground	ground	P24.44

Pin:	J21:	J22:	J23:	J24:	Pin:	J21:	J22:	J23:	J24:
13	PCLK	PCI_RST*	AD61	P24.13	45	V(I/O)	AD14	ground	P24.45
14	ground	PDN0	ground	P24.14	46	AD15	AD13	AD40	P24.46
15	ground	+3.3V	ground	P24.15	47	AD12	PCI_M66EN	AD39	P24.47
16	GNT*	PDN1	AD60	P24.16	48	AD11	AD 10	AD38	P24.48
17	REQ*	PCI_PME*	AD59	P24.17	49	AD9	AD8	AD37	P24.49
18	+5 V	ground	AD58	P24.18	50	+5 V	+3.3 V	ground	P24.50
19	V(I/O)	AD30	AD57	P24.19	51	ground	AD7	ground	P24.51
20	AD31	AD29	ground	P24.20	52	PCI_CBE0*	REQB*	AD36	P24.52
21	AD28	ground	V(I/O)	P24.21	53	AD6	+3.3 V	AD35	P24.53
22	AD27	AD26	AD56	P24.22	54	AD5	GNTB*	AD34	P24.54
23	AD25	AD24	AD55	P24.23	55	AD4	no connect	AD33	P24.55
24	ground	+3.3 V	AD54	P24.24	56	ground	ground	ground	P24.56
25	ground	IDSEL	AD53	P24.25	57	V(I/O)	no connect	V(I/O)	P24.57
26	PCI_CBE3*	AD23	ground	P24.26	58	AD3	PCI_EREADY	AD32	P24.58
27	AD22	+3.3 V	ground	P24.27	59	AD2	ground	no connect	P24.59
28	AD21	AD20	AD52	P24.28	60	AD1	PMC_RSTOUT	no connect	P24.60
29	AD19	AD18	AD51	P24.29	61	AD0	PCI_ACK64*	no connect	P24.61
30	+5 V	ground	AD50	P24.30	62	+5 V	+3.3 V	ground	P24.62
31	V(I/O)	AD16	AD49	P24.31	63	ground	ground	ground	P24.63
32	AD17	PCI_CBE2*	ground	P24.32	64	PCI_REQ64*	Monarch	no connect	P24.64

CARRIER CARD BUS INTERFACE

♦ he CC1000dm carrier card bus interface is provided by using the PLX PCI 6254 (HB6) 66 MHz transparent/non-transparent PCI-to-PCI bridge chip. This device - implements a 64-bit primary data bus and 64-bit secondary data bus interface. The PCI 6254 also provides read/write data buffering in both directions.

Selecting the appropriate jumper (see page 2-9) allows the CC1000dm carrier card to operate in systems that do not have a cPCI system controller. In this configuration, the CC 1000dm can reside in any cPCI peripheral slot, though PCI accesses to and from cPCI are not supported. If a cPCI system controller is present in the system, it will not acknowledge the CC1000dm on the cPCI bus. In this configuration, all communication to and from the CC1000dm must be accessed through the PMC slots.

FEATURES

The CC1000dm carrier card bus interface has the following features:

- Supports independent primary and secondary address spaces and address translation between cPCI and local PCI
- Clock controlled by M66en at 66 MHz
- 64-bit primary data bus and a 64-bit secondary data bus interface
- Hot Swap (ability to remove the CC1000dm carrier card from the system without powering down, as well as the ability to insert it with the power on)
- Word or byte-organized, 1 kilobit serial ROM

DATA BUFFERS

Data buffers include the buffers along with the associated data path control logic. Delayed transaction buffers contain the compare functionality for completing delayed transactions. The blocks also contain the watchdog timers associated with the buffers. The data buffers are as follows:

- Four simultaneous posted transactions in each direction
- Four simultaneous delayed transactions in each direction

- 256-byte downstream posted write buffer
- 256-byte upstream posted write buffer
- 256-byte downstream read data buffer
- 256-byte upstream read data buffer

ARBITRATION AND DEVICE SELECTION

Arbitration for the secondary PCI bus is provided by the PLX PCI 6254 arbiter. Table 3-5 in the previous chapter shows request/grant assignments for the carrier board secondary PCI bus.

The PCI device configuration registers are accessed by connecting the IDSEL signal of each PCI agent to an A/D signal as defined in the *PCI Local Bus Specification Revision* 2.3. Table 3-2 in the previous chapter shows the IDSEL definitions for the CC1000dm.

CLOCK GENERATION

The PLX PCI 6254 PCI-to-PCI bridge provides clock generation for the secondary local bus. The *s_m66en* signal determines whether the frequency of the secondary PCI clock is 33 MHz or 66 MHz.

HOT SWAP

The CC1000dm carrier card interface is designed to conform to the Hot Swap requirements of the PICMG® 2.1 CompactPCI® Hot Swap Specification/Revision 2.0. This specification adds features to the standard CC1000dm carrier card interface to allow orderly insertion and extraction of boards without adversely affecting system operation. This makes it easy to repair faulty boards or reconfigure a system. Hot Swap also provides programmatic access to Hot Swap services allowing system reconfiguration and fault recovery to take place with no system down time and minimum operator interaction.

Overview

Hot Swap architecture is layered to address a wide range of applications with few interoperability problems. From a system standpoint, the *PICMG*® 2.1 *CompactPCI*® *Hot Swap Specification Revision 2.0* defines minimum capabilities. Additional capabilities

can be added if the application warrants the additional hardware and software. To implement Hot Swap, a system makes use of several resources on the system controller, on peripheral boards, and on the backplane. These may include:

- Hot Swap Controller (HSC) on the system board
- Staged backplane pins
- Vendor-specific radial signals on the backplane
- CC1000dm signals BD_SEL*, HEALTHY*, and ENUM*
- A handle switch and blue LED on each peripheral board
- Power-ramping circuitry
- CC1000dm bus isolation circuitry
- Hot Swap Control and Status register (HS_CSR) on each peripheral board

Peripheral boards support one or more of four different system models, depending on their implementation of Hot Swap, as previously defined. The method by which a peripheral board makes hardware and software connections to a system differentiates system models. For the purpose of this explanation, hardware connection is made when a board is powered up and enabled for PCI access in configuration space (but not configured). Software connection is made when the board is configured by the system and necessary supporting software (for example, drivers) is loaded. In this state, the board is ready for use by the operating system (OS) and/or application. The following table shows four system models:

Table 4-1: Hot Swap System Models

Model:	Description:
Non-Hot Swap	These systems do not have Hot Swap capabilities. They cannot be inserted or extracted from a system while it is operating.
Basic Hot Swap	These support basic functionality to automatically connect hardware when the board is inserted. An operator manually makes the software connection.
Full Hot Swap	These systems utilize the features of Full Hot Swap boards to dynamically configure or reconfigure. Hardware on a peripheral board automatically makes a hardware connection to the system and interrupts a system controller board to allow for automatic software connection by the system controller.
High Availability	These systems use vendor unique platforms designed to allow the system controller to more actively control peripheral board hardware connections. Once hardware connection is made, the board supports automatic software connection initiated by the system controller.

Hot Swap

Implementation

Individual Hot Swap implementations are differentiated by the Hot Swap resources that are distributed throughout the system. In order for Hot Swap to be feasible, a board either being inserted or extracted from a system must not disturb the system power or the quality of the bus signals.

To prevent power or signal disruption, the CC1000dm requires:

- Staged Backplane Pins These pins allow Hot Swap to be implemented in a simple open manner. Hot Swap compliant backplanes have three pin heights. Long pins are used to provide "early power" to a board as it is being inserted; this powers the circuitry that controls power-ramping and bus isolation circuitry. Most signal pins are of medium length. The shortest pin, BD_SEL*, indicates that a board is fully seated. Systems use this pin to control board power-up.
- Power-Ramping Circuitry This ensures that system power is not disturbed when a board is inserted into a system. It limits in-rush current by ramping the power supplied to the board. This circuitry is located on peripheral boards.
- Bus Isolation Circuitry This ensures that boards that have not been configured do not compromise the integrity of currently active signals on the backplane. This peripheral board circuitry precharges signal pins to prevent capacitive draw when the board is inserted.

Other Resources

In addition to the practice of not distributing system power or other signals on a Hot Swap backplane, Hot Swap systems use other resources to minimize operator intervention when boards are added or removed, or when a board fails.

For example, Hot Swap systems may implement a blue LED on the front panel of a peripheral board to indicate when it is permissible to remove a board from the system. Upon insertion of a peripheral board, the LED is on until the hardware connection process is completed. The LED then remains off until it is used by the software to indicate that the board extraction is permitted.

The following signals are also useful:

- L STAT: STATUS signal monitors the micro-switch which is activated by the CC1000dm card ejector handle. The micro-switch indicates to the PCI bridge when the ejector is open or closed. A CC1000dm blue LED indicates the Hot Swap status.
- ENUMERATION signal indicates that the card has been inserted and is ready for config-P_ENUM: uration, or that the card is about to be removed and should be deactivated by the software. This signal is deasserted when the corresponding insertion or removal event bit is cleared.
- P RST*: RESET, with the assertion of this input line brings PCI registers, sequencers, and signals to a consistent state.

CC1000DM CONTROL SIGNALS

Both the primary (cPCI) and secondary (PMC) sides of the PCI bridge can be selected for either 3.3 volt or 5 volt signaling. Refer to the PCI Local Bus Specification, Revision 2.3 for details on these signals. All signals are bi-directional unless otherwise stated. This is described as follows:

Table 4-2: Control Signals

Signal:	Description:
p_vio	PRIMARY INTERFACE I/O VOLTAGE. If a device on the primary PCI bus uses 5 volt signaling, then p_vio is configured for 5 volt signaling. If the device uses 3.3 volt signaling, then p_vio is configured for 3.3 volt signaling.
	The primary side 3.3 V/5 V operation is controlled by the CompactPCI VIO.
s_vio	SECONDARY INTERFACE I/O VOLTAGE. If a device on the secondary PCI bus uses 5 volt signaling, then s_vio is configured for 5 volt signaling. If the device uses 3.3 volt signaling, then s_vio is configured for 3.3 volt signaling.
	The secondary side $3.3~V/5~V$ operation is controlled by a hardware jumper on the carrier card (refer to page 2-7).

Note:

The 66 MHz PCI operation requires 3.3 V signaling.

BACKPLANE CONNECTOR PIN ASSIGNMENTS

The tables in this section list the CC1000dm backplane signals. Connectors J1 and J2 provide CompactPCI bus signals (see specification for details). The pin assignments for connectors J3 and J5 are compatible with the Motorola MCP/MCPN750 board. All signals are bi-directional unless stated otherwise.

Table 4-3: J1 Connector Pin Assignments

Pin:	Row Z:	Row A:	Row B:	Row C:	Row D:	Row E:	Row F:
1	ground	+5V	-12V	no connect	+12V	+5V	ground
2	ground	no connect	+5V	no connect	no connect	no connect	ground
3	ground	INTA*	INTB*	INTC*	+5V	INTD*	ground
4	ground	no connect	Healthy	VIO	no connect	no connect	ground
5	ground	no connect	no connect	RST*	ground	GNT*	ground
6	ground	REQ*	PCI_present ¹	+3.3V	CLK	AD31	ground
7	ground	AD30	AD29	AD28	ground	AD27	ground
8	ground	AD26	ground	VIO	AD25	AD24	ground
9	ground	C/BE3*	IDSEL ²	AD23	ground	AD22	ground
10	ground	AD21	ground	+3.3V	AD20	AD19	ground

Pin:	Row Z:	Row A:	Row B:	Row C:	Row D:	Row E:	Row F: (continued)
11	ground	AD18	AD17	AD16	ground	C/BE2*	ground
12	KEY	KEY	KEY	KEY	KEY	KEY	KEY
13	KEY	KEY	KEY	KEY	KEY	KEY	KEY
14	KEY	KEY	KEY	KEY	KEY	KEY	KEY
15	ground	+3.3V	FRAME*	IRDY*	bd_sel*	TRDY*	ground
16	ground	DEVSEL*	PCIXCAP	VIO	STOP*	LOCK	ground
17	ground	+3.3V	no connect	no connect	ground	PERR*	ground
18	ground	SERR*	ground	+3.3V	PAR	C/BE1*	ground
19	ground	+3.3V	AD15	AD14	ground	AD13	ground
20	ground	AD12	ground	VIO	AD11	AD 10	ground
21	ground	+3.3V	AD9	AD8	M66EN	C/BE0*	ground
22	ground	AD7	ground	+3.3V	AD6	AD5	ground
23	ground	+3.3V	AD4	AD3	+5V	AD2	ground
24	ground	AD1	+5V	VIO	AD0	ACK64*	ground
25	ground	+5V	REQ64*	ENUM*	+3.3V	+5V	ground

^{1.} PCI-present is not used on the CC1000dm.

Table 4-4: J2 Connector Pin Assignments

Pin:	Row Z:	Row A:	Row B:	Row C:	Row D:	Row E:	Row F:
1	ground	no connect	ground	no connect	no connect	no connect	ground
2	ground	no connect	ground				
3	ground	no connect	ground	no connect	no connect	no connect	ground
4	ground	VIO	no connect	C/BE7*	ground	C/BE6*	ground
5	ground	C/BE5*	64EN	VIO	C/BE4*	PAR64	ground
6	ground	AD63	AD62	AD61	ground	AD60	ground
7	ground	AD59	ground	VIO	AD58	AD57	ground
8	ground	AD56	AD55	AD54	ground	AD53	ground

^{2.} For the non-system controller CC1000dm configuration, IDSEL is electrically disconnected from the bridge.

Pin:	Row Z:	Row A:	Row B:	Row C:	Row D:	Row E:	Row F: (continued)
9	ground	AD52	ground	VIO	AD51	AD50	ground
10	ground	AD49	AD48	AD47	ground	AD46	ground
11	ground	AD45	ground	VIO	AD44	AD43	ground
12	ground	AD42	AD41	AD40	ground	AD39	ground
13	ground	AD38	ground	VIO	AD37	AD36	ground
14	ground	AD35	AD34	AD33	ground	AD32	ground
15	ground	no connect	ground	no connect	no connect	no connect	ground
16	ground	no connect	no connect	no connect	ground	no connect	ground
17	ground	no connect	ground	no connect	no connect	no connect	ground
18	ground	no connect	no connect	no connect	ground	no connect	ground
19	ground	ground	ground	no connect	no connect	no connect	ground
20	ground	no connect	ground	no connect	ground	no connect	ground
21	ground	no connect	ground	no connect	no connect	no connect	ground
22	ground	no connect	ground				

Table 4-5: J3 Connector Pin Assignments

Pin:	Row A:	Row B:	Row C:	Row D:	Row E:	Row F:
1	no connect	P14.64	P14.63	P14.62	P14.61	ground
2	P14.60	P14.59	P14.58	P14.57	P14.56	ground
3	P14.55	P14.54	P14.53	P14.52	P14.51	ground
4	P14.50	P14.49	P14.48	P14.47	P14.46	ground
5	P14.45	P14.44	P14.43	P14.42	P14.41	ground
6	P14.40	P14.39	P14.38	P14.37	P14.36	ground
7	P14.35	P14.34	P14.33	P14.32	P14.31	ground
8	P14.30	P14.29	P14.28	P14.27	P14.26	ground
9	P14.25	P14.24	P14.23	P14.22	P14.21	ground
10	P14.20	P14.19	P14.18	P14.17	P14.16	ground
11	P14.15	P14.14	P14.13	P14.12	P14.11	ground

Pin:	Row A:	Row B:	Row C:	Row D:	Row E:	Row F: (continued)
12	P14.10	P14.9	P14.8	P14.7	P14.6	ground
13	P14.5	P14.4	P14.3	P14.2	P14.1	ground
14	+3.3V	+3.3V	+3.3V	+5V	+5V	ground
15	no connect	ground				
16	no connect	ground	no connect	no connect	no connect	ground
17	no connect	ground				
18	no connect	ground	no connect	no connect	no connect	ground
19	no connect	+12V	-12V	no connect	no connect	ground

Table 4-6: *J5 Connector Pin Assignments*

Pin:	Row A:	Row B:	Row C:	Row D:	Row E:	Row F:
1	no connect	P24.64	P24.63	P24.62	P24.61	ground
2	P24.60	P24.59	P24.58	P24.57	P24.56	ground
3	P24.55	P24.54	P24.53	P24.52	P24.51	ground
4	P24.50	P24.49	P24.48	P24.47	P24.46	ground
5	P24.45	P24.44	P24.43	P24.42	P24.41	ground
6	P24.40	P24.39	P24.38	P24.37	P24.36	ground
7	P24.35	P24.34	P24.33	P24.32	P24.31	ground
8	P24.30	P24.29	P24.28	P24.27	P24.26	ground
9	P24.25	P24.24	P24.23	P24.22	P24.21	ground
10	P24.20	P24.19	P24.18	P24.17	P24.16	ground
11	P24.15	P24.14	P24.13	P24.12	P24.11	ground
12	P24.10	P24.9	P24.8	P24.7	P24.6	ground
13	P24.5	P24.4	P24.3	P24.2	P24.1	ground
14	reserved	reserved	reserved	reserved	no connect	ground
15	no connect	ground				
16	no connect	ground				
17	no connect	ground				

CARRIER CARD BUS INTERFACE

Backplane Connector Pin Assignments

Pin:	Row A:	Row B:	Row C:	Row D:	Row E:	Row F: (continued)
18	no connect	ground				
19	no connect	ground				
20	no connect	ground				
21	no connect	ground				
22	no connect	ground				

CARRIER CARD BUS INTERFACE

Backplane Connector Pin Assignments

GLOSSARY

ASCII American Standard Code for Information Interchange

cPCI Compact PCI

CPU Central Processing Unit

CSA Canadian Standards Association

DM Dual Mode

EC **European Community**

EMC Electromagnetic Compatibility

ESD Electrostatic Discharge

ETSI European Telecommunications Standards Institute

FCC Federal Communications Commission

FRU Field Replaceable Unit

IEC International Electrotechnical Commission

JTAG Joint Test Action Group LED Light-emitting Diode

MTBF Mean Time Between Failures

NEBS Network Equipment-Building System PCI Peripheral Component Interconnect

PLD Programmable Logic Device **PMC** Processor Mezzanine Card

PPB PCI to PCI Bridge **PrPMC** Processor PMC

POST Power-on Self Test

RMA Return Merchandise Authorization

SDRAM Synchronous Dynamic Random Access Memory

SEL System Event Log

SROM Serial Read Only Memory

TBD To Be Determined

UART Universal Asynchronous Receiver/transmitter

UL Underwriters Laboratories, Inc.

Glossary

USB Universal Serial Bus VPD Vital Product Data

INDEX

Nemania	contents table of !! !!!	
Numerics	contents, table of ii-iii customer support 2-13	I DOTA : I DOL 0.40
66 MHz enable signal, PCI 3-13	customer support 2 15	IDSEL signal, PCI 3-12
Α	D	installation of the board 2-7 interrupt mapping, PMCx 3-3
address signal, PCI 3-12	data buffers 4-1	IRDY signal, PCI 3-13
air flow rate 2-10	data signal, PCI 3-12	
arbitration, PCI 3-3	device mapping 3-2	J
	device select signal, PCI 3-12	JTAG header
В	_	PLD 2-9
basic Hot Swap 4-3	E	PMC 3-11
block diagram, general system 1-2	equipment for setup 2-7	jumper settings 2-7 to 2-9
bus command signal, PCI 3-12	EREADY signal, PCI 3-12	
bus interface 4-1	ESD prevention 2-1	L
byte enable signal, PCI 3-12	-	LED, Hot Swap 2-7
	F	lock signal, PCI 3-13
C	features, general 1-1	
caution statements	figures, list of iii-v	M
3.3 volt signaling support 2-7	FRAME signal, PCI 3-12	mean time between failures (MTBF)
ESD protection 2-1	full Hot Swap 4-3	1-2
circuit board dimensions 2-1	fuses and jumpers overview 2-5	Monarch functionality 3-2
clock generation 4-2	G	MONARCH signal, PCI 3-13
clock signal, PCI 3-12		
compliance 1-3	glossary of acronyms 5-1	N
component map	GNT signal, PCI 3-12 grounding 2-1	non-Hot Swap 4-3
bottom 2-3	grounding 2-1	notation conventions 1-4
top 2-2 configuration registers, PCI 3-6 to	Н	
3-10		0
connectors	high availability 4-3 Hot Swap	operating temperature 2-10
J1 pin assignments 4-5	blue LED 2-7	operational checks 2-10
J11-J14 pin assignments 3-14	bus isolation circuitry 4-4	D
J2 pin assignments 4-6	enumeration signal 4-4	P
J21-J24 pin assignments 3-15	overview 4-2	PAR signal, PCI 3-13
J3 pin assignments 4-7	power-ramping circuitry 4-4	PAR64 signal, PCI 3-13
J5 pin assignments 4-8	reset signal 4-4	PCI 6254
JP1/JP2 JTAG header 3-11	resources 4-4	arbitration 3-3
JP6 JTAG header 2-9	staged backplane pins 4-4	bridge EEPROM 3-6 configuration registers 3-6 to
overview 2-4	status signal 4-4	3-10
		J 10

PCI 6254 (continued)	registers	mechanical 2-1
features 3-1	internal arbiter control 3-4	static control 2-1
internal arbiter control register	PCI6254 non-transparent mode	stop signal, PCI 3-13
3-4	3-8	storage temperature 2-10
request/grant assignments 3-5,	PCI6254 transparent mode 3-6	switch, reset 1-1, 2-6
3-6	regulatory certifications 1-3	switching regulator 1-1
vendor/device ID 3-11	relative humidity 2-10	
PCI-to-PCI bridge overview 1-1	REQ signal, PCI 3-13	T
PERR signal, PCI 3-13	reset	table of contents ii-iii
PLD JTAG header 2-9	diagram and methods 2-11	tables, list of iv-vii
PMC	signal, PCI 3-13	TDI signal, PCI 3-13
bus control signals 3-12	switch 1-1, 2-6	TDO signal, PCI 3-13
connector pin assignments	returning boards 2-13	technical references 1-4
3-14	RoHS 1-3	technical support 2-13
device mapping 3-2	ROM interface, PCI 3-6	terminology 1-4
module installation 3-1		timing, PMC 3-3
module overview 1-1	S	TMS signal, PCI 3-13
slot available power 3-1	serial number ocation 2-4	TRDY signal, PCI 3-14
PMC interrupt signals, PCI 3-13	SERR signal, PCI 3-13	troubleshooting, general 2-13
PME signal, PCI 3-13	service information 2-13	TRST signal, PCI 3-14
	setup requirements 2-7	
R	shock and vibration testing 2-10	U
references, manuals, and data books	specifications	UL certifications 1-3
1-4	environmental 2-10	

Notes



Artesyn Communication Products

8310 Excelsior Drive Madison, WI 53717-1935 USA
U.S.A. Sales: (800) 356-9602 U.S.A. Technical Support: (800) 327-1251
International Sales & Support: (+44) 131 475-7070