

# **GigaBee XC6SLX Series User Manual**

*Industrial-Grade Xilinx Spartan-6 LX FPGA Micromodules*

UM-TE0600 (v 1.02) 18 June 2012 Trenz Electronic GmbH

# **Overview**

Trenz Electronic GigaBee XC6SLX series are industrial-grade FPGA micromodules integrating a leading-edge Xilinx Spartan-6 LX FPGA, Gigabit Ethernet transceiver (physical layer), two independent banks of 16-bit-wide 128 MB DDR3 SDRAM, 8 MB SPI Flash memory for configuration and operation, and powerful switch-mode power supplies for all on-board voltages. A large number of configurable I/Os is provided via robust boardto-board (B2B) connectors.

All this on a tiny footprint, **smaller than half a credit card**, at the most competitive price. Hardware and software development environment, as well as reference designs are available at: [www.trenz-electronic.de.](http://www.trenz-electronic.de/)

# Sample Applications

- Cryptographic hardware module
- **Digital signal processing**
- Embedded educational platform
- Embedded industrial OEM platform
- Embedded system design
- Emulation platforms



- FPGA graphics
- Image processing
- IP (intellectual property) cores
- Low-power design
- Parallel processing
- Rapid prototyping
- Reconfigurable computing
- System-on-Chip (SoC) development



**Figure 1: GigaBee XC6SLX top view Figure 2: GigaBee XC6SLX bottom view**

# Key Features

- Industrial-grade Xilinx Spartan-6 LX FPGA micromodule (LX45 / LX100 / LX150)
- 10/100/1000 tri-speed Gigabit Ethernet transceiver (PHY)
- 2 × 16-bit-wide 1 Gb (128 MB) DDR3 SDRAM
- 64 Mb (8 MB) SPI Flash memory (for configuration and operation) accessible through:
- B2B connector (SPI direct)
- FPGA
- JTAG port (SPI indirect)
- FPGA configuration through:
	- B2B connector
	- JTAG port
	- SPI Flash memory
- $\bullet$  Plug-on module with 2  $\times$  100-pin high-speed hermaphroditic strips
- Up to 52 differential, up to 109 single-ended (+ 1 dual-purpose) FPGA I/O pins available on B2B strips
- 3.0 A x 1.2 V power rail
- $\bullet$  1.0 A x 1.5 V power rail
- 125 MHz reference clock signal
- Single-ended custom oscillator (option)
- eFUSE bit-stream encryption (LX100 or larger)
- 1 user LED
- Evenly-spread supply pins for good signal integrity
- Other assembly options for cost or performance optimization available upon request.

# **Table of Contents**





# <span id="page-4-1"></span>**1 Technical Specifications**

# <span id="page-4-0"></span>*1.1 Components*

- Xilinx Spartan-6 LX FPGA:
	- XC6SLX**45**-2FGG484**C** = 43 K logic cells, commercial grade XC6SLX**45**-2FGG484**I** = 43 K logic cells, industrial grade
	- XC6SLX**100**-2FGG484**C** = 101 K logic cells, commercial grade XC6SLX**100**-2FGG484**I** = 101 K logic cells, industrial grade
	- XC6SLX**150**-2FGG484**C** = 147 K logic cells, commercial grade XC6SLX**150**-2FGG484**I** = 147 K logic cells, industrial grade
- 10/100/1000 Gigabit Ethernet transceiver (physical layer) Marvell Semiconductor 88E1111
- 2 × independent 16-bit-wide (data-bus) 1 Gigabit (128 megabyte) DDR3 SDRAM
- 64 megabit (8 megabyte) serial Flash memory with dual/quad SPI interface
- 48-bit node address chip Maxim Integrated Products DS2502-E48
- 2 x fine-pitch (0.5 mm) 100-pin high-speed (up to 10.0 GHz / 20 Gbps) hermaphroditic strips LSHM-150-04.0-L-DV-A-S-K-TR
- Up to 52 differential FPGA input/output pins available on B2B strips
- Up to 109 single-ended (+ 1 dual-purpose) FPGA input/output pins available on B2B strips
- Ethernet (PHY), JTAG and SPI pins available on B2B strips
- 3.0 A high-efficiency DC-DC switching regulator for power rail 1.2V
- 1.0 A high-efficiency DC-DC switching regulator for power rail 1.5V
- 800 mA DC-DC linear regulator for power rails 2.5V and VCCAUX
- Processor supervisory circuits with power-fail and watchdog Texas Instruments TPS3705-33
- 125 MHz clock signal (system + user)
- Footprint for custom single-ended oscillator (option)
- $\bullet$  1 x LED (user)
- Power supply voltage: 3.3 V
- Power supply source: board-to-board interconnect (e.g. carrier board)
- Dimensions: 50 mm  $\times$  40 mm (20 cm<sup>2</sup>)
- Minimum module height: 8 mm (without connectors)
- $\bullet$  Maximum height on carrier board surface:  $\approx$  13 mm (standard connectors)
- $\bullet$  Minimum height on carrier board surface:  $\approx$  5 mm (standard connectors)
- Weight:  $17.2 \pm 0.1$  g
- Temperature grades:
- commercial (C-type FPGA device)
- industrial (I-type FPGA device)

# <span id="page-5-0"></span>*1.2 Dimensions*



#### **Figure 3: GigaBee board dimensions (top view)**

GigaBee XC6SLX can reach a minimum vertical height of about 8 mm, if B2B connectors are not assembled. The maximum component height on the module board on the top side is about 3.5 mm. The maximum component height on the

module board on the bottom side is about 3.0 mm.

The typical minimum and maximum height from the carrier board surface, of a GigaBee XC6SLX when it mounted on a carrier board, is respectively about 5.0 mm and about 13 mm.

GigaBee XC6SLX has 4 mounting holes, one in each corner. The module can be fixed by screwing M3 screws (ISO 262) onto a carrier board through those mounting holes.

GigaBee XC6SLX weighs between 17.1 and 17.3 g with standard connectors.

### <span id="page-6-0"></span>*1.3 Power Consumption*

Power consumption of GigaBee XC6SLX modules highly depend on the FPGA design implemented. Some typical power consumptions are provided in [Table 1](#page-6-1) for the following reference systems:

- Boards GigaBee XC6SLX 45/100/150
- $\bullet$  Base board  $-$  TE0603-02
- $\bullet$  Power supply  $-5$  V from baseboard
- Connected Gigabit Ethernet cable



<span id="page-6-1"></span>**Table 1: Power consumption**

# <span id="page-7-2"></span>**2 Detailed Description**

# <span id="page-7-1"></span>*2.1 Block Diagram*

Figure [4](#page-7-3) shows a block diagram of the GigaBee XC6SLX board.



#### <span id="page-7-3"></span>**Figure 4: GigaBee XC6SLX block diagram**

# <span id="page-7-0"></span>*2.2 Power Supply*

The nominal supply voltage of the GigaBee XC6SLX is 3.3 volt. The minimum supply voltage is 3.0 volt. The maximum supply voltage is 3.45 volt.



**Supply voltages beyond the range might affect to device reliability, or even cause permanent damage of the device!**

Board power supply diagram is shown in [Figure 5.](#page-8-2)



<span id="page-8-2"></span>**Figure 5: Power supply diagram**

# <span id="page-8-1"></span>**2.2.1 Power Supply Sources**

GigaBee XC6SLX board must be powered at least in one of the following two ways:

- $\bullet$  through B2B connector J1 (pins 1, 3, 5, 7, 9, 11, 13, 15),
- $\bullet$  through B2B connector J2 (pins 2, 4, 6, 8, 10, 12).

We recommend to supply the module with all these 14 pins. When one or more of these pins are not power supplied, it or they can be used as power source for user applications.

Please make sure that your logic design does not draw more RMS current per pin than specified in section [2.4](#page-13-0) [Board-to-board Connectors.](#page-13-0)

# <span id="page-8-0"></span>**2.2.2 FPGA banks VCCIO power supply**

FPGA VCCIO power options shown in [Table 2.](#page-8-3) Default values for configurable voltages shown in braces.



#### <span id="page-8-3"></span>**Table 2: FPGA banks VCCIO power supply**

Bank 0 power supply VCCIO 0 can be configured by user to 3.3 V, 2.5 V or 1.5 V, see Chapter [2.2.3.6](#page-10-0) [VCCIO0 Power Rail.](#page-10-0) Bank 1 VCCIO supply voltage is configured to [1](#page-8-4).5 V to communicate with DDR3 SDRAM memory chip.<sup>1</sup>

<span id="page-8-4"></span><sup>1</sup> By special request modules can be supplied without DDR3 SDRAM chips. Contact Trenz Electronic support for details

### <span id="page-9-0"></span>**2.2.3 On-board Power Rails**

GigaBee XC6SLX has the following power rails on-board.

#### *2.2.3.1 3.3V Power Rail*

It is the main internal power rail and must be supplied from an external power source.

It supplies the other following power rails:

- 1.2V / 3 A on-board high-efficiency switching voltage regulator;
- 1.5V / 1 A on-board high-efficiency switching voltage regulator;
- 2.5V 0.8 A linear voltage regulator;
- VCCIO0 power rail (option) (if zero-resistor R80 is not populated and zeroresistor R79 is populated).

It supplies also:

- module supervisory circuits with power-fail and watchdog;
- FPGA input/output bank 2;
- serial Flash memory;
- 48-bit node address chip;
- differential oscillator at 200 MHz (option);
- Ethernet oscillator at 25 MHz:
- user LED.

#### *2.2.3.2 1.2V Power Rail*

It is converted from the 3.3V rail by a switching voltage regulator and can provide up to 3.0 A to:

- $\bullet$  FPGA V<sub>CCINT</sub> power supply pins;
- Ethernet PHY;
- J1 connector

#### *2.2.3.3 1.5V Power Rail*

It is converted from the 3.3V rail by a switching voltage regulator and can provide up to 1.0 A to:

- DDR3 SDRAM;
- Vref1 / Vref2 DDR3 SDRAM reference voltages;
- FPGA bank 1 VCCO (if zero-resistor R64 is populated and zero-resistor R65 is not populated);
- $\bullet$  FPGA bank 3  $V_{CCO}$ ;
- J1 connector.

### *2.2.3.4 2.5V Power Rail*

It is converted from the 3.3V rail by a linear voltage regulator and can provide up to 0.8 A to:

- VCCAUX power rail;
- Ethernet physical layer;
- J1 connector;
- J2 connector (option: if zero-resistor R80 **is** populated and zero-resistor R79 is **not** populated).

#### *2.2.3.5 VCCAUX Power Rail*

It is derived from the *2.5V* rail by a power-line ferrite bead to supply:

- FPGA auxiliary circuits;
- J2 connector.

#### <span id="page-10-0"></span>*2.2.3.6 VCCIO0 Power Rail*

There are 4 options to supply this rail:

- from 3.3 V power rail (if zero-resistor R79 is populated<sup>[2](#page-10-1)</sup> and R65, R80 are **not**);
- from 2.5 V power rail (if zero-resistor R80 **is** populated and R65, R79 are **not**);
- from 1.5 V power rail (if zero-resistor R65 **is** populated and R79, R80 are **not**);
- from an external power source through J2 B2B connector (pins 1, 3, 5, 7, 9) (if **none** of R65, R79 and R80 are populated)

It supplies:

- $\bullet$  FPGA bank 0  $V_{\rm cco}$ ;
- $\bullet$  FPGA bank 1  $V_{CCO}$  (option).

Figure [6](#page-11-2) show simplified schematic of power options. Dashed resistors are not populated by default.

<span id="page-10-1"></span><sup>2</sup> Default assembling for VCCIO0 rail



<span id="page-11-2"></span>**Figure 6: Power options diagram**

Table [3](#page-11-3) summarizes power rails information.



<span id="page-11-3"></span>**Table 3: On-board power rails summary**

# <span id="page-11-1"></span>*2.3 Power Supervision*

# <span id="page-11-0"></span>**2.3.1 Power-on Reset**

During power-on, the /RESET line is first asserted. Thereafter, the supply voltage supervisor monitors the power supply rail 3.3V and keeps the /RESET line active (low) as long as the supply rail remains below the threshold voltage (2.93 volt). An internal timer delays the return of the /RESET line to the inactive state (high) to ensure proper system reset prior to a regular system start-up. The typical delay time  $t<sub>d</sub>$  of 200 ms starts after the supply rail has risen above the threshold voltage.



**Figure 7: Reset on power-on**

After this delay, the /RESET line is reset (high) and the FPGA configuration can start. When the supply rail voltage drops below the threshold voltage, the /RESET line becomes active (low) again and stays active (low) as long as the rail voltage remains below the threshold voltage (2.93 volt). Once the rail voltage raises again and remains over the threshold voltage for more than the typical delay time  $t_d$  of 200 ms, the /RESET line returns to the inactive state (high) to allow a new system start-up.



**Figure 8: Reset on power drop**

### <span id="page-12-0"></span>**2.3.2 Power Fail**

GigaBee XC6SLX integrates a power-fail comparator which can be used for low-battery detection, power-fail warning, or for monitoring a power supply other than the main supply 3.3 V. When the voltage of the PFI (power-fail comparator input, input pin 16 of connector J2) line drops below 1.25 volt, the /PFO (powerfail comparator output, FPGA pin A2, label IO L83P 3) line becomes active (low). The user application can sense this line to take action. To set a power fail threshold higher than 1.25 volt, the user can implement a simple resistive voltage divider on the carrier board.

# <span id="page-13-0"></span>*2.4 Board-to-board Connectors*

GigaBee XC6SLX mounts two Samtec Razor Beam LSHM connectors (J1 and J2) on the bottom side.

Each connector features the following characteristics:

- rows per connector: 2
- contacts per row: 50
- contacts per connector: 100
- connector gender: hermaphrodite
- $\bullet$  pitch: 0.50 mm = 19.7 mil = .0197"
- $\bullet$  mated height: min. 5.0 mm | typ. 8.0 mm | max. 12.0 mm
- $\bullet$  mating force: min. 39 N | typ. 59 N | max. 62 N
- $\bullet$  un-mating force: min. 49 N | typ. 73 N | max. 74 N



**Figure 9: Samtec Razor Beam LSHM connector**

The overall number of connector contacts on the GigaBee XC6SLX is 200.

Samtec Razor Beam LSHM is a high-speed interconnect system with very fine pitch (50 mil) and low profile design. Razor Beam connectors are well suited for high speed applications with performance up to 11.5 GHz (23 Gb/s) at -3 dB insertion loss. Razor Beam contacts are ideal for high speed and rugged applications featuring undercut retention notches that increase the withdrawal force and provide an audible click when the contacts engage. In addition, the self-mating (hermaphroditic) design can help reduce inventory costs. The LSHM Series features also optional shielding for EMI protection (default on GigaBee XC6SLX).

Samtec Razor Beam LSHM connectors are keyed. On the bottom side of the GigaBee XSL6, the connectors are assembled in such a way to prevent the

module to be reverse mounted on carrier boards.

Samtec Razor Beam LSHM are available in different lead styles, see Table [4](#page-14-0) for details.



**Table 4: Samtec Razor Beam LSHM lead styles**

<span id="page-14-0"></span>

**Figure 10: A and B features of Samtec Razor Beam LSHM series**



#### **Figure 11: Definition of mated height for Samtec Razor Beam LSHM series.**

The standard connector mounted on the GigaBee XC6SLX is Samtec Razor Beam LSHM-150-04.0-L-DV-A-S-K-TR (lead style: –04.0, tail option: vertical, shield option: with shield).

Trenz Electronic recommends the same part as mating connector, due to its self-mating capability.

The Samtec Razor Beam LSHM series offers a variety of mated heights form 5.0 mm to 12.0 mm. Two mated standard GigaBee XC6SLX connectors have a typical mated height of 8.0 mm. Processing conditions will affect the following

heights.



**Table 5: Samtec Razor Beam LSHM mated heights**

Ordering codes for connectors J1 and J2 used in GigaBee XC6SLX board, and their mating connectors are given in Table [6.](#page-15-3)



<span id="page-15-3"></span>**Table 6: Ordered codes of recommended B2B connectors**

# <span id="page-15-1"></span>**2.4.1 Connector Speed Rating**

Samtec provides speed rating data for the Samtec Razor Beam LSHM connector system. The data presented in Table [7](#page-15-2) are applicable only to the maximum and minimum mated heights. The speed rating is based on the -3 dB insertion loss point of the connector system. The -3 dB point can be used to estimate usable system bandwidth in a typical, two-level signalling environment.



<span id="page-15-2"></span>**Table 7: Connectors speed rating**

More details can be found in the [Samtec Razor Beam LSHM series overview](#page-27-3) ("High Speed Characterization Reports").

# <span id="page-15-0"></span>**2.4.2 Connector Current Rating**

Samtec provides current rating data for the Samtec Razor Beam LSHM connector system.

The chart reported in [Figure 12](#page-16-0) gives current ratings for temperatures up to 125º C when two opposite pins carry the same current.



TC0923-2523 2(2x1) Contacts in Linear series Part Numbers: LSHM-50-06.0-L-DV-A-NLSHM-50-06.0-L-DV-A-N

#### Figure 12: Current carrying capacity chart: 2 (1 pair) contacts in linear series

<span id="page-16-0"></span>The chart reported in [Figure 13](#page-16-1) gives current ratings for temperatures up to 125º C when 4 contiguous pins and their opposites carry the same current.



TC0923-2523 8(2X4) Contacts in Linear series

#### <span id="page-16-1"></span>Figure 13: Current carrying capacity chart: 8 (4 pairs) contacts in linear series

More details can be found in the [Samtec Razor Beam LSHM series overview](#page-27-2) ("Design Verification Test Report").

### <span id="page-17-3"></span>*2.5 EPROM*

GigaBee XC6SLX board contains a Maxim DS2502-E48 node address chip with factory-programmed valid MAC-48 address and 768 bits of OTP-EPROM memory for user data.

Address chip provide convenient data access through 1-Wire interface up to 16.3 kbps (FPGA pin T11).

More information can be found in the [Maxim DS2502-E48 product overwiew.](#page-27-3)

### <span id="page-17-2"></span>*2.6 DDR3 SDRAM Memory*

The board contains two 1 Gb (128 MB) DDR3 SDRAM chips. Data width of each chip is 16 bit. With data bus connected in parallel chips can act as 32-bit memory. DDR3 memory connected to FPGA bank 1 and FPGA bank 3.

### <span id="page-17-1"></span>*2.7 Flash Memory*

GigaBee XC6SLX board contains 64 Mb (8 MB) serial flash memory chip Winbond W25Q64BV (U11). This serial flash chip can operate as general SPI memory mode and in double or quad modes. Usage of dual and quad modes increase bandwidth up to 40 MB/s.

For more information see [Winbond W25Q64BV product owerview.](#page-27-2)

Flash can be programmed in several ways:

- Direct SPI programming via J1 connector.
- Indirect SPI programming via FPGA pins, controlled by JTAG.
- Direct SPI programming by FPGA, using SPI core.

Serial flash is connected to FPGA bank 2 and B2B connector J1; used pins are listed in Table [8.](#page-17-4)



<span id="page-17-4"></span>**Table 8: Serial flash signals connection**

# <span id="page-17-0"></span>*2.8 Ethernet*

The board contains a Marvell Alaska Ethernet PHY chip (88E1111) operating at 10/100/1000 Mb/s. The board supports GMII interface mode with the FPGA. Configuration details:

● PHY address – 00111

- Advertise pause
- Auto Neg
- Advertise all caps
- Prefer slave
- Auto crossover
- 125clk enabled
- GMII to copper
- Fiber auto-detect disabled
- Sleep mode disabled

Ethernet signals from PHY are connected to B2B connector J1. To use Ethernet in your design, GigaBee module should be connected to the carrier board, which have Ethernet magnetics and RJ45 connector. TE0603 carrier board can be used to access Ethernet capabilities of GigaBee XC6SLX series modules.

### <span id="page-18-2"></span>*2.9 Oscillators*

The module has one 25 MHz oscillator for Ethernet PHY (U9). Ethernet PHY provides clock multiplication and resulting 125 MHz clock acts as a system and user clock for the FPGA (FPGA input pin AA12).

The module also provides the footprint for custom 3.3 V single-ended oscillator (U12) which can be installed as an option (FPGA input pin Y13).

### <span id="page-18-1"></span>*2.10 User LED*

The module contains one user active-low LED connected to FPGA output pin T20. To access more LEDs, use a carrier board and drive FPGA signals connected to B2B connectors. As LED connected to FPGA bank with configurable VCCIO to light LED FPGA pin should in '0' (low) state. To disable LED FPGA pin should be in 'Z' (High impedance).

#### <span id="page-18-0"></span>*2.11 Watchdog*

GigaBee XS6LX has a watchdog timer that is periodically triggered by a positive or negative transition of the WDI (watchdog input) line (FPGA pin V9). When the supervising system fails to re-trigger the watchdog circuit within the time-out interval (min 1.1 s, typ 1.6 s, max 2.3 s), the /WDO (watchdog output) line becomes active (low). This event also re-initializes the watchdog timer.

If zero-resistors R2 is not assembled, the watchdog is disabled (alternate assembly).

If zero-resistors R2 is assembled, the watchdog can be enabled (standard assembly). In this case there is still two options:

To **enable** the watchdog, after module power-up, drive the WDI signal to generate at least one transition (no matter positive or negative).

To keep watchdog **disabled**, set WDI FPGA signal output to high-impedance.

One way to reach this goal is to leave FPGA pin V9 (label IO\_L50N\_2) undeclared in user constrains file (UCF) and set "unused IOB pins" to "float" in the Xilinx Project Navigator options, see Fig. [14.](#page-19-0)

(Project properties > Configuration options > Unused IOB Pins > Float).



#### <span id="page-19-0"></span>**Figure 14: Unused IOB Pins option selection**

In the standard assembly, the  $NDO$  (watchdog output) line is left unconnected<sup>[3](#page-19-1)</sup> and the only possibility to reset the module is by driving the /MR (master reset) line active (low) through pin 18 of connector J2.

In the alternate assembly, the /WDO (watchdog output) line is connected through zero-resistor R3 to /MR (master reset) line.



#### If alternate assembly is used, pin 18 of connector J2 must be left unconnected.

<span id="page-19-1"></span>is not populated.

# <span id="page-20-4"></span>**3 Configuration Options**

The FPGA on GigaBee XC6SLX board can be configured by means of the following devices:

- Xilinx download cable (JTAG)
- SPI Flash memory

# <span id="page-20-3"></span>*3.1 JTAG Configuration*

The FPGA can be configured through the JTAG interface. JTAG signals are connected to B2B connector J2. When GigaBee XC6SLX board is used with the TE0603 carrier board, the JTAG interface can be accessed via connectors J5 and J6 on the carrier board.

# <span id="page-20-2"></span>*3.2 Flash Configuration*

Default configuration option for FPGA is "Master Serial/SPI". The bit-stream for the FPGA is stored in a serial Flash chip (U11). See chapter [2.7](#page-17-1) [Flash Memory](#page-17-1) for additional information.

# <span id="page-20-1"></span>*3.3 eFUSE Programming*

eFUSE programming feature is not directly supported by GigaBee XC6SLX modules, but it is possible to use it. To program eFUSE, please follow the steps below:

- Remove ferrite bead L3 (this will cut VCCAUX from power supply 2.5V).
- Remove resistor R12.
- Replace resistor R11 from 0 Ohm to 1140 Ohm (1K14).
- Connect pin 91 of connector J2 (VCCAUX) to power supply 3.3V (pins 2, 4, 6, 8, 12 of connector J2 can be used).
- Connect pin 81 of connector J1 (VFS) to power supply 3.3V (pins 1, 3, 5, 7, 9, 11, 13, 15 of connector J1 can be used).
- Program eFUSE using JTAG cable and iMPACT software.
- Remove power supply connections to VCCAUX and VFS.
- Restore ferrite bead L3.
- Restore resistors R11 and R12.

# <span id="page-20-0"></span>**4 B2B Connectors Pin Descriptions**

This section describes how the various pins on B2B connectors J1 and J2 connects to TE0600 on-board components. There are five main signal types connected to B2B connectors:

- FPGA users signals;
- FPGA system signals;
- Power signals;
- Ethernet PHY signals;
- Other system signals.

# <span id="page-21-2"></span>*4.1 Pin Labelling*

FPGA user signals connected to B2B connectors are characterized by the "B2B Bx Lyy p" naming convention, where:

- B2B defines a "FPGA to B2B" signal type;
- $\bullet$  Bx defines the FPGA bank (x = bank number);
- $\bullet$  Lyy defines a differential pair or signal number (yy = pair number);
- $\bullet$  p defines a differential signal polarity (P = positive, N = negative); single ended signals do not have this field.

Ethernet PHY signals use "PHY\_name" naming conversions where "PHY" defines signal type "PHY to B2B" and "name" is PHY signal name.

Remaining signals use custom names.

# <span id="page-21-1"></span>*4.2 Pin Numbering*

Note that GigaBee XC6SLX have hermaphroditic B2B connectors. A feature of hermaphroditic connector numbering is that connected signal numbers don't match. Odd signals on module connect to even signals on baseboard. For example module signal 1 to baseboard signal 2, module signal 2 to baseboard signal 1, module signal 3 to baseboard signal 4 and so on.

# <span id="page-21-0"></span>*4.3 Pin Types*

Most pins of B2B connectors J1 and J2 are general-purpose, user-defined I/O pins (GPIOs). There are, however, up to 8 different functional types of pins on the TE0600, as outlined in [Table 9.](#page-22-0) In pin-out tables [Table 10](#page-24-0) and [Table 11,](#page-26-1) the individual pins are colour-coded according to pin type as in [Table 9.](#page-22-0)



#### <span id="page-22-0"></span>**Table 9: TE0600 pin types**

Note that some of Spartan-6 I/O types are partially compatible, so pins of compatible types can be used as inputs for signal of other type. For example pins from FPGA bank with 1.5V VCCO (IOSTANDARD = LVCMOS15) can be used as inputs for 1.2V, 1.8V, 2.5V and 3.3V signals.

See ["Spartan-6 FPGA SelectIO Resources"](#page-27-0) page 38 for detailed information.

<span id="page-22-1"></span><sup>4</sup> DIO pins can be used as SIO.

# <span id="page-23-0"></span>*4.4 J1 Pin-out*



J1 pin	<b>Net</b>	<b>Type</b>		FPGA pin Net Length	J1 pin	<b>Net</b>	<b>Type</b>	<b>FPGA pin</b>	<b>Net Length</b>
91	<b>CCLK</b>	SPI	Y21	$\overline{\phantom{a}}$	92	<b>B2B B2 L29 N</b>	<b>SIO</b>	Y12	13.58mm
93	<b>MISO</b>	SPI	AA20	$\overline{\phantom{a}}$	94	B2B B2 L10 N	<b>DIO</b>	R <sub>15</sub>	17.01mm
95	<b>MOSI</b>	SPI	AB20	$\overline{\phantom{a}}$	96	B2B B2 L10 P	<b>DIO</b>	R <sub>16</sub>	16.97mm
97	MISO <sub>3</sub>	SPI	U <sub>13</sub>	$\overline{\phantom{a}}$	98	B2B B2 L2 N	<b>DIO</b>	AB21	5.06mm
99	MISO <sub>2</sub>	SPI	U <sub>14</sub>	$\overline{\phantom{a}}$	100	B2B B2 L2 P	DIO	AA21	6.19mm

<span id="page-24-0"></span>**Table 10: J1 pin-out**

# <span id="page-25-0"></span>*4.5 J2 Pin-out*





<span id="page-26-1"></span>**Table 11: J2 pin-out**

# <span id="page-26-0"></span>*4.6 Signal Integrity Considerations*

Traces of differential signals pairs are routed symmetrically (as symmetric pairs).

Traces of differential signals pairs are NOT routed with equal length<sup>[5](#page-26-2)</sup>. For applications where traces length has to be matched or timing differences have to be compensated, [Table 10](#page-24-0) and [Table 11](#page-26-1) list the trace length of I/O signal lines measured from FPGA balls to B2B connector pins.

Traces of differential signals pairs are routed with a differential impedance between the two traces of 100 ohm. Single ended traces are routed with 60 ohm impedance.

An electronic version of these pin-out tables are available for download from the Trenz Electronic support area of the web site.

<span id="page-26-2"></span><sup>5</sup> Difference in signal lines length is negligible for used signal frequency.

# <span id="page-27-3"></span>**5 Related Materials and References**

The following documents provide supplementary information useful with this user manual.

# <span id="page-27-2"></span>*5.1 Data Sheets*

- Xilinx DS160: Spartan-6 Family Overview This overview outlines the features and product selection of the Spartan®-6 family. [http://www.xilinx.com/support/documentation/data\\_sheets/ds160.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds160.pdfhttp://www.xilinx.com/support/documentation/data_sheets/ds160.pdf)
- Xilinx DS162: Spartan-6 FPGA Data Sheet: DC and Switching **Characteristics** This data sheet contains the DC and switching characteristic specifications for the Spartan®-6 family. [http://www.xilinx.com/support/documentation/data\\_sheets/ds162.pdf](http://www.xilinx.com/support/documentation/data_sheets/ds162.pdf)
- Samtec Razor Beam LSHM series overview. <http://www.samtec.com/LSHM>
- Maxim DS2502-E48 product overview.

<http://www.maxim-ic.com/datasheet/index.mvp/id/3748>

● Winbond W25Q64BV product overview.

[http://www.winbond.com.tw/hq/enu/ProductAndSales/ProductLines/FlashMe](http://www.winbond.com.tw/hq/enu/ProductAndSales/ProductLines/FlashMemory/SerialFlash/W25Q64BV.htm) [mory/SerialFlash/W25Q64BV.htm](http://www.winbond.com.tw/hq/enu/ProductAndSales/ProductLines/FlashMemory/SerialFlash/W25Q64BV.htm)

# <span id="page-27-1"></span>*5.2 Documentation Archives*

- Xilinx Spartan-6 Documentation <http://www.xilinx.com/support/documentation/spartan-6.htm>
- Xilinx Documentation <http://www.xilinx.com/documentation/> <http://www.xilinx.com/support/documentation/>
- Trenz Electronic GigaBee Series Documentation [http://docs.trenz-electronic.de/Trenz\\_Electronic/products/TE0600-](http://docs.trenz-electronic.de/Trenz_Electronic/products/TE0600-GigaBee_series/) [GigaBee\\_series/](http://docs.trenz-electronic.de/Trenz_Electronic/products/TE0600-GigaBee_series/)

# <span id="page-27-0"></span>*5.3 User Guides*

● Xilinx UG380: Spartan-6 FPGA Configuration User Guide This all-encompassing configuration guide includes chapters on configuration interfaces (serial and parallel), multi-bitstream management, bitstream encryption, boundary-scan and JTAG configuration, and reconfiguration techniques.

[http://www.xilinx.com/support/documentation/user\\_guides/ug380.pdf](http://www.xilinx.com/support/documentation/user_guides/ug380.pdf)

● Xilinx UG381: Spartan-6 FPGA SelectIO Resources

[http://www.xilinx.com/support/documentation/user\\_guides/ug381.pdf](http://www.xilinx.com/support/documentation/user_guides/ug381.pdf)

# <span id="page-28-2"></span>*5.4 Design and Development Tools*

- Xilinx ISE Design Suite <http://www.xilinx.com/ISE/> <http://www.xilinx.com/tools/designtools.htm>
- Xilinx ISE Design Suite (version archive) <http://www.xilinx.com/download/> <http://www.xilinx.com/support/download/>
- Xilinx ISE WebPACK <http://www.xilinx.com/tools/webpack.htm> <http://www.xilinx.com/webpack/>

# <span id="page-28-1"></span>*5.5 Design Resources*

- Trenz Electronic GigaBee Design Resources [http://www.trenz-electronic.de/download/d0/Trenz\\_Electronic/d1/TE0600-](http://www.trenz-electronic.de/download/d0/Trenz_Electronic/d1/TE0600-GigaBee_series.html) [GigaBee\\_series.html](http://www.trenz-electronic.de/download/d0/Trenz_Electronic/d1/TE0600-GigaBee_series.html)
- Trenz Electronic GigaBee Reference Designs <https://github.com/Trenz-Electronic/> <https://github.com/Trenz-Electronic/TE-EDK-IP/> <https://github.com/Trenz-Electronic/TE060X-GigaBee-Reference-Designs/>

# <span id="page-28-0"></span>*5.6 Tutorials*

● Xilinx UG695: ISE In-Depth Tutorial Chapter 8: Configuration Using iMPACT [http://www.xilinx.com/support/documentation/sw\\_manuals/xilinx13\\_1/ise\\_tuto](http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_1/ise_tutorial_ug695.pdf) [rial\\_ug695.pdf](http://www.xilinx.com/support/documentation/sw_manuals/xilinx13_1/ise_tutorial_ug695.pdf)

# <span id="page-29-0"></span>**6 Glossary of Abbreviations and Acronyms**



A WARNING notice denotes a hazard. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in damage to the product or loss of important data. Do not proceed beyond a WARNING notice until the indicated conditions are fully understood and met.



A CAUTION notice denotes a risk. It calls attention to an operating procedure, practice, or the like that, if not correctly performed or adhered to, could result in a fault. (undesired condition that can lead to an error) Do not proceed beyond a CAUTION notice until the indicated conditions are fully understood and met.



# <span id="page-30-4"></span>**7 Legal Notices**

# <span id="page-30-3"></span>*7.1 Document Warranty*

The material contained in this document is provided "as is" and is subject to being changed at any time without notice. Trenz Electronic does not warrant the accuracy and completeness of the materials in this document. Further, to the maximum extent permitted by applicable law, Trenz Electronic disclaims all warranties, either express or implied, with regard to this document and any information contained herein, including but not limited to the implied warranties of merchantability, fitness for a particular purpose or non infringement of intellectual property. Trenz Electronic shall not be liable for errors or for incidental or consequential damages in connection with the furnishing, use, or performance of this document or of any information contained herein.

# <span id="page-30-2"></span>*7.2 Limitation of Liability*

In no event will Trenz Electronic, its suppliers, or other third parties mentioned in this document be liable for any damages whatsoever (including, without limitation, those resulting from lost profits, lost data or business interruption) arising out of the use, inability to use, or the results of use of this document, any documents linked to this document, or the materials or information contained at any or all such documents. If your use of the materials or information from this document results in the need for servicing, repair or correction of equipment or data, you assume all costs thereof.

# <span id="page-30-1"></span>*7.3 Copyright Notice*

No part of this manual may be reproduced in any form or by any means (including electronic storage and retrieval or translation into a foreign language) without prior agreement and written consent from Trenz Electronic.

# <span id="page-30-0"></span>*7.4 Technology Licenses*

The hardware / firmware / software described in this document are furnished under a license and may be used /modified / copied only in accordance with the terms of such license.

# <span id="page-31-1"></span>**8 Environmental protection**

To confront directly with the responsibility toward the environment, the global community and eventually also oneself. Such a resolution should be integral part not only of everybody's life. Also enterprises shall be conscious of their social responsibility and contribute to the preservation of our common living space. That is why Trenz Electronic invests in the protection of our Environment.

# <span id="page-31-0"></span>*8.1 REACH (Registration, Evaluation, Authorisation and Restriction of Chemicals) compliance statement*

Trenz Electronic is a manufacturer and a distributor of electronic products. It is therefore a so called downstream user in the sense of [REACH.](http://guidance.echa.europa.eu/) The products we supply to you are solely non-chemical products (goods). Moreover and under normal and reasonably foreseeable circumstances of application, the goods supplied to you shall not release any substance. For that, Trenz Electronic is obliged to neither register nor to provide safety data sheet.

According to present knowledge and to best of our knowledge, no [SVHC](http://echa.europa.eu/chem_data/authorisation_process/candidate_list_table_en.asp) [\(Substances of Very High Concern\) on the Candidate List](http://echa.europa.eu/chem_data/authorisation_process/candidate_list_table_en.asp) are contained in our products.

Furthermore, we will immediately and unsolicited inform our customers in compliance with REACH - Article 33 if any substance present in our goods (above a concentration of 0,1 % weight by weight) will be classified as SVHC by the [European Chemicals Agency \(ECHA\).](http://www.echa.europa.eu/)

# <span id="page-31-3"></span>*8.2 RoHS (Restriction of Hazardous Substances) compliance statement*

Trenz Electronic GmbH herewith declares that all its products are developed, manufactured and distributed RoHS compliant.

# <span id="page-31-2"></span>*8.3 WEEE (Waste Electrical and Electronic Equipment)*

Information for users within the European Union in accordance with Directive 2002/96/EC of the European Parliament and of the Council of 27 January 2003 on waste electrical and electronic equipment (WEEE).

Users of electrical and electronic equipment in private households are required not to dispose of waste electrical and electronic equipment as unsorted municipal waste and to collect such waste electrical and electronic equipment separately. By the 13 August 2005, Member States shall have ensured that systems are set up allowing final holders and distributors to return waste electrical and electronic equipment at least free of charge. Member States shall ensure the availability and accessibility of the necessary collection facilities. Separate collection is the precondition to ensure specific treatment and recycling of waste electrical and electronic equipment and is necessary to achieve the chosen level of protection of human health and the environment in the European Union. Consumers have to actively contribute to the success of such collection and the return of waste electrical and electronic equipment.

Presence of hazardous substances in electrical and electronic equipment results in potential effects on the environment and human health. The symbol consisting of the crossed-out wheeled bin indicates separate collection for waste electrical and electronic equipment.



# <span id="page-33-0"></span>**Document Change History**

