

# Design Verification Tools User Manual

Version 8.0

*Technical Support Line:* 1- 800-LATTICE or (408) 428-6414 DE-VM Rev 8.0.1

#### Copyright

This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without prior written consent from Lattice Semiconductor Corporation.

The software described in this manual is copyrighted and all rights are reserved by Lattice Semiconductor Corporation. Information in this document is subject to change without notice.

The distribution and sale of this product is intended for the use of the original purchaser only and for use only on the computer system specified. Lawful users of this product are hereby licensed only to read the programs on the disks, cassettes, or tapes from their medium into the memory of a computer solely for the purpose of executing them. Unauthorized copying, duplicating, selling, or otherwise distributing this product is a violation of the law.

#### Trademarks

The following trademarks are recognized by Lattice Semiconductor Corporation:

Generic Array Logic, ISP, ispANALYZER, ispATE, ispCODE, ispDCD, ispDOWNLOAD, ispDS, ispDS+, ispEXPERT, ispGDS, ispGDX, ispHDL, ispJTAG, ispSmartFlow, ispStarter, ispSTREAM, ispSVF, ispTA, ispTEST, ispTURBO, ispVECTOR, ispVerilog, ispVHDL, ispVM, Latch-Lock, LHDL, pDS+, RFT, and Twin GLB are trademarks of Lattice Semiconductor Corporation.

E<sup>2</sup>CMOS, GAL, ispGAL, ispLSI, pDS, pLSI, Silicon Forest, and UltraMOS are registered trademarks of Lattice Semiconductor Corporation.

SPEEDSearch, Perfomance Analyst, and DesignDirect are trademarks of Vantis Corporation. Kooldip, MACH, MACHPRO, MACHXL, Monolithic Memories, PAL, PALASM, and Vantis are registered trademarks of Vantis Corporation.

Project Navigator is a trademark of Data I/O Corporation. ABEL-HDL is a registered trademark of Data I/O Corporation.

Microsoft, Windows, and MS-DOS are registered trademarks of Microsoft Corporation.

All other trademarks and registered trademarks are the property of their respective owners.

Lattice Semiconductor Corporation 5555 NE Moore Ct. Hillsboro, OR 97124 (503) 268-8000

December 1999

#### **Limited Warranty**

Lattice Semiconductor Corporation warrants the original purchaser that the Lattice Semiconductor software shall be free from defects in material and workmanship for a period of ninety days from the date of purchase. If a defect covered by this limited warranty occurs during this 90-day warranty period, Lattice Semiconductor will repair or replace the component part at its option free of charge.

This limited warranty does not apply if the defects have been caused by negligence, accident, unreasonable or unintended use, modification, or any causes not related to defective materials or workmanship.

To receive service during the 90-day warranty period, contact Lattice Semiconductor Corporation at:

Phone: 1-800-LATTICE Fax: (408) 944-8450 E-mail: applications@latticesemi.com

If the Lattice Semiconductor support personnel are unable to solve your problem over the phone, we will provide you with instructions on returning your defective software to us. The cost of returning the software to the Lattice Semiconductor Service Center shall be paid by the purchaser.

#### Limitations on Warranty

Any applicable implied warranties, including warranties of merchantability and fitness for a particular purpose, are hereby limited to ninety days from the date of purchase and are subject to the conditions set forth herein. In no event shall Lattice Semiconductor Corporation be liable for consequential or incidental damages resulting from the breach of any expressed or implied warranties.

Purchaser's sole remedy for any cause whatsoever, regardless of the form of action, shall be limited to the price paid to Lattice Semiconductor for the Lattice Semiconductor software.

The provisions of this limited warranty are valid in the United States only. Some states do not allow limitations on how long an implied warranty lasts, or exclusion of consequential or incidental damages, so the above limitation or exclusion may not apply to you.

This warranty provides you with specific legal rights. You may have other rights which vary from state to state.

# Table of Contents

Preface	9
What Is in this Manual	10
Where to Look for Information	10
Documentation Conventions	11
Related Documentation	12
Chapter 1 Test Stimulus	13
Test Stimulus Overview	14
Creating a Test Vector File	15
Test Vector Syntax	17
TEST_VECTORS	17
WAIT	17
CYCLE	18
Special Constants Support	19
Using .P. to Preload Values in the State Diagram	19
Creating a Graphic Waveform File.	22
Creating a VHDL Test Bench File	27
Manually Creating a VHDL Test Bench File	27
Creating a VHDL Test Bench File Using a VHDL Test Bench Template	30
Exporting a VHDL Test Bench File Using the Waveform Editor	33
Creating a Verilog Test Fixture File	34
Manually Creating a Verilog Test Fixture File.	34
Creating a Verilog Test Fixture File Using a Verilog Test Fixture Template	36
Exporting a Verilog Test Fixture File Using the Waveform Editor	42
Chapter 2 Simulators	12
	43
	44
	44
	44
Difference between Eurotional and Timing Simulation	44
Difference between Functional and Timing Simulation	44
Running the Functional/Timing Simulation	45
Comporing Eurotional Simulation Results with the Expected Values	47
	50
Commande Used in the Simulator Control Panel	DI
	52
Equation Simulation Overview	53

Equation Simulation Flow	. 53
Invoking Equation Simulation	. 55
Equation Simulator Model	. 56
Controlling the Simulation Report.	. 57
Using Break Points	. 57
Simulation Trace Levels	58
Simulation Output Formats	61
Simulating a JEDEC File	67
Chapter 3 Waveform Viewer	. 68
Starting the Waveform Viewer.	. 69
Waveform Viewer Window	. 69
Title Bar	. 69
Waveform Name Area.	. 69
Waveform Display Area	69
Promot Line	70
Selecting the Waveforms to View	71
Show	71
Finding the Signal You Want	71
Cross Probing with the Hierarchy Browser	72
Creating Multi-signal "Buses"	. 72
	. 72
Μονο	. 72
	. 72
	. 72
Selecting the bus Radix	. 12
View Commande	. 13
	. 13
Zoom Out	. 13
20011 Out	. 73
Pan	. 73
	. 13
Scioli Dals.	. 73
	. 74
10 Loft 40 Dicht	. 74
	. 74
TIME=U, TIME=End	. 74
	. 74
IO TIME	. 74
Next Unange	. 74
	. 74
	. 75
	. 75
Analysis Techniques	. 76
	. 76
Interaction with the Hierarchy Navigator.	. 76
Displaying Simulation Values on a Schematic	. <u>17</u>
	. 17
Saving and Printing Waveforms.	. 78

Saving Waveforms	. 78
Printing Waveforms	. 78
Start Time	. 78
End Time.	. 78
Time Scale	78
Number of Pages	78
Width of Names	79
Print Names On All Pages	79
Print	79
·	13
Chapter 4 Waveform Editor	80
Running the Waveform Editor	81
Running the Waveform Editor from the Project Navigator	. 01 
Running the Waveform Editor from the Simulator Control Papol	Q1
Creating Waveform Stimulua	01 00
Dianlaying the Signal Names	02
	. 83
	. 83
Adding Test Points	. 84
Using Test Points	. 84
Importing Signal Names	. 84
Selecting Signal Names to Display	. 86
Hiding and Restoring Waveforms	. 87
Drawing the Waveforms.	. 89
Edit and Query Modes	. 89
Simulation Timing Values	. 89
Creating Waveforms	. 89
Editing Waveforms	. 90
Setting State and Duration	. 90
Selecting Pulses	. 91
Adding Pulses	. 91
Selecting Spans	. 92
Graphically Changing the Length of a Pulse.	. 92
Changing the Offset of a Waveform	. 93
Creating and Using Patterns	. 93
Creating Patterns	93
Inserting Patterns	94
Hierarchical Patterns	95
Editing Patterns	95
Scaling Patterns and Waveforms	95
Repeating Patterns and Waveforms	90
Deleting Cutting Copying and Pasting Waveforms	07
Saving Changes	. 31
Experting the Stimulus File	. 97
Exporting the Summand	. 90
	. 98
	. 98
	. 99
	. 99
Changing Offset	. 99

Waveform Editor Configuration	. 100
Timing Options	. 100
Time Units	. 100
Display Options	100
Chapter 5 Timing Analyzers	. <b>102</b>
Performance Analyst	. 103
Overview	. 103
Timing Model.	. 103
	. 104
fMAX	. 104
tSU	. 105
tPD	. 106
tCO	. 107
tOE	. 108
tCOE	. 108
Path Tracing Rules	. 109
Tracing Enabled through Bidirectional Paths	. 109
Tracing Enabled through Register Asynch S/R Inputs	. 109
Tracing Enabled through Transparent Latch D Inputs	. 110
Tracing Enabled through Ripple Clocks	. 110
Running Static Timing Analysis	. 111
Comparing the Timing Results of Different Fitter Options.	. 114
Comparing the Results of Different Timing Options	. 114
Running Timing Analysis in Batch Mode	. 115
Batch Commands	. 115
Using the Batch Timer.	. 116
Batch File Examples	. 117
ispEXPERT Timing Analyzer	. 120
Overview	. 120
Path Analysis	. 120
Frequency Calculation	. 121
Setup and Hold Time Evaluation.	. 123
Tpd Calculation	. 125
Tco Calculation	. 125
Path Enumeration	. 126
GLB Boundary Calculation	. 128
Running the Timing Analyzer	. 129
Timing Analyzer Report Files	. 131
Timing Explorer	133
Signal Navigator	133
Pop-up Menus from the Signal Navigator	134
Timing Explorer Tables	135
Pop-Up Menus from the Timing Tables	. 137
Timing Path Report	. 138
Running the Timing Analyzer from the Command Line	. 139

Chapter 6 ModelSim Simulator	140
Running the ispDesignExpert ModelSim Simulator	141
Using Compiled Lattice/Vantis Libraries.	141
Simulating VHDL and Verilog HDL Designs	142
XRESET and XTEST_OE Handling for Post-route Simulation.	143
Manually Simulating a Design	144
Running the Stand-alone ModelSim Simulator	145
Compiling Lattice/Vantis Libraries for ModelSim 5.2	148

This manual describes a variety of tools for verifying logic designs in ispDesignExpert from the Lattice Semiconductor Corporation (LSC). It serves as a primary learning guide for creating test stimulus, implementing simulation, viewing the simulation results, querying timing information, and running the third-party simulator for VHDL and Verilog HDL simulation.

# What Is in this Manual

This user manual contains the information on the following topics:

- Creating test stimulus
- Running the Lattice Logic Simulator for ispLSI/GAL designs
- Functional/Timing simulation
- Running the Equation Simulator for MACH/PAL designs
- Simulating JEDEC files for GAL/PAL designs
- Using the Waveform Viewer to view the simulation results
- Using the Waveform Editing Tool to create waveforms
- Running the Performance Analyst for MACH design timing analysis
- Running the ispEXPERT Timing Analyzer for ispLSI design timing analysis
- Using ModelSim to do VHDL and Verilog HDL simulation

## Where to Look for Information

**Chapter 1, Test Stimulus** – Gives an overview of test stimulus. Describes 4 types of stimulus files and how they are created in ispDesignExpert.

**Chapter 2, Simulators** – Describes how to run the Lattice Logic Simulator for ispLSI/GAL designs and run the Equation Simulator for MACH/PAL designs. Also discusses running JEDEC simulation for GAL/PAL designs.

**Chapter 3, Waveform Viewer** – Shows how to add signals to the display of the Waveform Viewer.

**Chapter 4, Waveform Editor** – Shows how to create and edit waveforms using the commands from the Waveform Editor.

**Chapter 5, Timing Analyzers** – Discusses two types of timing analyzers for postroute design verification: the Performance Analyst for MACH designs, and the ispEXPERT Timing Analyzer for ispLSI designs.

**Chapter 6, ModelSim Simulator** – Explains how to simulate VHDL and Verilog HDL designs with the ispDesignExpert ModelSim Simulator. Also explains how to run the stand-alone ModelSim Simulator.

# **Documentation Conventions**

This user manual follows the typographic conventions listed here:

Convention	Definition and Usage		
Italics	Italicized text represents variable input. For example:		
	design.1		
	This means you must replace <i>design</i> with the file name you used for all the files relevant to your design.		
	Valuable information may be italicized for emphasis. Book titles also appear in italics.		
	The beginning of a procedure appears in italics. For example:		
	To run the functional simulator:		
Bold	Valuable information may be boldfaced for emphasis. Commands are shown in boldface. For example:		
	Select <b>File</b> $\Rightarrow$ <b>Open</b> from the Waveform Viewer.		
Courier Font	Monospaced (Courier) font indicates file and directory names and text that the system displays. For example:		
	The C:\ispsys\CONFIG subdirectory contains		
Bold Courier	Bold Courier font indicates text you type in response to system prompts. For example:		
	SET YBUS [Y0Y6];		
	Vertical bars indicate options that are mutually exclusive; you can select only one. For example:		
	INPUT   OUTPUT   BIDI		
"Quotes"	Titles of chapters or sections in chapters in this manual are shown in quotation marks. For example:		
	See Chapter 1, "Introduction."		
A NOTE	Indicates a special note.		
▲ CAUTION	Indicates a situation that could cause loss of data or other problems.		
♦ TIP	Indicates a special hint that makes using the software easier.		
⇒	Indicates a menu option leading to a submenu option. For example:		
	$File \Rightarrow New$		

# **Related Documentation**

In addition to this manual, you might find the following reference material helpful:

- ispDesignExpert User Manual
- ispDesignExpert Getting Started Manual
- ABEL Design Manual
- ABEL-HDL Reference Manual
- Schematic Entry User Manual
- ispLSI Macro Library Reference Manual
- 5K/8K Macro Library Supplement
- ispEXPERT Compiler User Manual
- ISP Daisy Chain Download User Manual
- VHDL and Verilog Simulation User Manual

These books provide technical specifications for the Lattice/Vantis device families and give helpful information on device use and design development.

This chapter gives an introduction on creating stimulus files for input to the simulator. It covers the following topics:

- Creating a test vector file
- Creating a graphic waveform file
- Creating a VHDL test bench file
- Creating a Verilog test fixture file

# **Test Stimulus Overview**

Once you have completed your design (or a module of the design), you may test it to confirm that it behaves the way you expect it to. Simulation requires a test stimulus file that specifies the input waveforms. There are four types of test stimulus that can be accessed from the Sources window of the Project Navigator:

- Test vector file (.abv)
- Graphic waveform file (.wdl)
- VHDL test bench file (.vhd)
- Verilog test fixture file (.tf)

The Lattice Logic Simulator uses <code>.abv</code> and <code>.wdl</code> files to simulate the design, the Equation Simulator also accepts <code>.abv</code> (or <code>-vectors</code>) files as the stimulus; while you need to use <code>.vhd</code> and <code>.tf</code> files as the stimulus for the ModelSim Simulator to perform VHDL/Verilog HDL simulation.

# **Creating a Test Vector File**

Test vectors can be specified in two ways:

Specified in an ABEL-HDL source

The most common method is to place test vectors in an ABEL-HDL source file. If you use this method, the Project Navigator will detect the presence of test vectors in the source file and create a "dummy" test vector file. This file indicates to the system that the actual test vectors are in the ABEL-HDL source file.

■ Specified in an external Test Vector file (.abv).

Placing test vectors in an ABV file instead of in an ABEL-HDL source file improves processing time. By placing test vectors in an ABV file, you will be able to change the test vectors and resimulate without having to recompile the logic.

The following section explains how to create a . abv file.

To create a . abv file:

 Select the Source ⇒ New menu item from the ispDesignExpert Project Navigator. The New Source dialog box appears, prompting you to choose the type for the new source in your project (Figure 1-1).

New Source: (Schematic/AB	EL) 🗵
<u>N</u> ew: ABEL Test Vectors ABEL-HDL Module Schematic	OK Cancel
Schematic User Document Verilog Test Fixture VHDL Test Bench Waveform Stimulus	<u>H</u> elp

Figure 1-1. New Source Dialog Box

2. Click on ABEL Test Vectors in the New field and then click **OK**. The Text Editor is launched, along with the New File dialog box (Figure 1-2), prompting you for the new file name.

Ser Text Editor	
Eile Name:     OK       schem     Cancel       Default Dot Extension:     Help	

Figure 1-2. New File Dialog box

- 3. Enter the name for the .abv file in the File Name field, then click **OK**. The Text Editor is displayed.
- 4. Type the syntax for the test vectors in the Text Editor. The keywords and comments are color-coded. Figure 1-3 shows a sample test vector file.



Figure 1-3. Sample Test Vector File

A The module name in a . abv file must be the same as the name of the top level module.

5. Select the **File**  $\Rightarrow$  **Save** menu item to save the changes.

## **Test Vector Syntax**

The keywords that are supported in an ABEL test vector file are described in this section.

#### TEST\_VECTORS

Test vectors specify the expected functional operation of a logic device by explicitly defining the device outputs as functions of the inputs. Test vectors are used for simulation of an internal model of the device and for functional testing of the programmed device. The syntax is:

```
TEST_VECTORS [note]
(inputs -> outputs)
[cycle-clause]
[wait-clause]
invalues -> outvalues;
```

### Example

```
TEST_VECTORS
( [A,B] -> [C,D] )
CYCLE clk (0,100) (1,100);
0 -> 3;
WAIT 100; 1 -> 2;
WAIT 100; 2 -> 1;
WAIT 100; 3 -> 0;
```

After simulation by the Lattice Logic Simulator, the input and output signals specified in the TEST\_VECTORS section will be automatically displayed in the Waveform Viewer and in the trace report which can be accessed from  $View \Rightarrow Trace$ **Report** in the Simulator Control Panel.

#### WAIT

This keyword represents the relative time delay which effects the test vectors immediately following the WAIT statement. It can be used in the MACRO block only when MACRO is used in the TEST\_VECTORS block. The default time unit is nano-second. The syntax for WAIT is:

```
WAIT <integer>;
```

#### Example

```
test_vectors MACRO {
WAIT 10;
1 -> [0,1];
WAIT 24;
6 -> [0,1];
WAIT 34;
8 -> [1.0];
};
```

## CYCLE

This keyword specifies the signal to repeat until the end of simulation. The default time unit is nano-second. The syntax for CYCLE is:

```
CYCLE signal_name (logic_value, integer) (logic_value, integer) [(logic_value, integer)];
```

### Example

CYCLE clk1 (0,3) (1,5);

Image: NOTEThe keywords WAIT and CYCLE are only defined in the Lattice<br/>Logic Simulator. They cannot be used with all of the supported<br/>special constants, except .R.. See "Special Constants<br/>Support" on the following page for information.

## **Special Constants Support**

The following constants are supported:

- .C. Translates to 0, 1, 0 and time unit delay is 3
- .K. Translates to 1, 0, 1 and time unit delay is 3
- .D. Translates to 1, 0 and time unit delay is 2
- .U. Translates to 0, 1 and time unit delay is 2
- .F. Translates to .Z.
- .SV#. #2 9 translate to 0 (can be changed in a .ini file)
- .P. Assigns the value provided in vectors to signals. When .C., .K., .U., and .D. appear as .P. does, they are translated to '0'

The .P. in a .abv file means supervoltage preload. It is used to load registers to the desired state. If the registers do not set the preload value when CLK is set to .P., the simulation result is complex and unpredictable.

.P. is only effective when used as the .clk of a flip-flop. If it is not used as .clk, it is translated to '0'.

 .R. – Specifies random test vector values in test vector blocks. Translates to 0 or 1 randomly.

#### Using .P. to Preload Values in the State Diagram

.P. is a special constant used to preload values to registers. Its main function is to preload invalid values to test the function of a design, especially for an invalid state of the state machine. The following is an example to show the usage of .P.

```
MODULE preload;
```

TITLE 'Using Special Constant .P. to show state transition'

```
"Inputs
clk pin;
reset pin;
```

```
"Outputs [q0..q2] pin istype 'reg';
```

```
"State Register
sreg = [q2..q0];
```

```
"State
A = [0, 0, 0];
B = [0, 0, 1];
C = [0, 1, 0];
D = [0, 1, 1];
E = [1, 0, 0];
"Illegal states
F = [1, 0, 1];
G = [1, 1, 0];
H = [1, 1, 1];
Equations
sreg.clk = clk;
sreg.re = reset;
State_diagram sreg;
State A: goto B;
State B: goto C;
State C: goto D;
State D: goto E;
State E: goto A;
"Illegal state
State F: goto A;
State G: goto A;
State H: goto A;
"Nomal
Test_vectors ([reset, clk] -> sreg);
        [1, 0] -> 0;
        @repeat 8 {
        [0, .c.]-> .x.;};
```

```
"Preload to test invalid state
Test_vectors([reset, clk, [sreg]] -> sreg)
    [1, 0, [.x.]] -> 0;
    [0, .P., [F]] -> F;
    [0, 0, [.x.]] -> .x.;
    [0, .c., [.x.]] -> A;
    [0, .P., [G]] -> G;
    [0, 0, [.x.]] -> .x.;
    [0, .c., [.x.]] -> A;
    [0, .P., [H]] -> H;
    [0, 0, [.x.]] -> .x.;
    [0, .c., [.x.]] -> A;
```

END;

# **Creating a Graphic Waveform File**

The Waveform Editor uses a data model called the Waveform Description Language (WDL). The language represents a waveform as a sequence of signal states separated by time intervals. The language also has constructs that let you express the waveform pattern hierarchically. (You do not have to be familiar with the Waveform Description Language to use the Waveform Editor.)

The following sections describe how to create a WDL file with the Waveform Editing Tool.

To create a .wdl file:

 Select the Source ⇒ New menu item from the Project Navigator. The New Source dialog box appears, prompting you to choose the type of the new source in your project (Figure 1-4).

New Source: (Schematic/Al	BEL) 🛛 🗙
New: ABEL Test Vectors ABEL-HDL Module Schematic User Document	OK Cancel
Verling Test Fixture VHDL Test Bench Waveform Stimulus	

Figure 1-4. New Source Dialog Box

2. Click on Waveform Stimulus in the New field and then click **OK**. The Associate Waveform Stimulus dialog box (Figure 1-5) appears, prompting you to associate the new waveform stimulus file with the selected device or one of your design modules.



Figure 1-5. Associate Waveform Stimulus Dialog Box

NOTE If you associate the waveform stimulus file with the selected device in your project, both functional and timing simulation processes are supported. However, if you associate the waveform stimulus file with a design module, only functional simulation is available.

 Select the source with which you want to associate the .wdl file, then click OK. The Waveform Editing Tool appears with the New Waveform Stimulus dialog box (Figure 1-6).

😴 Waveform Editing Tool - SimCP - <untitled></untitled>	_ 🗆 ×
<u>File Edit View Object Tools Options Jump Help</u>	
101,000 ps 0 100,000	
New Waveform Stimulus WDL File Name Itest Cancel	-
Time = 0 ns	



4. Enter the name in the WDL File Name field, and click **OK**. The Waveform Editing Tool is displayed with the file name on the title bar.

At this stage, the Waveform Editor creates two files, *project.wet* and *project.wdl*. The .wet file contains the names of the nodes or signals you create waveforms for. The .wdl file contains the waveforms themselves, in WDL format. You can use the **Save As** command to save files under a different base name to create multiple stimulus files for a single project.

5. Select the **Edit** ⇒ **New Wave** menu item, and the Add New Wave dialog box displays (Figure 1-7).

😴 Waveform Editing Tool - SimCP - TEST				
<u>File Edit View Object Tools Options Jun</u>	np <u>H</u> elp			
101,500 ps 0 100,000				
syscik i	<u> </u>			
	Add New Wave Polarity: D Input C Test Pt Bidir C Global D Qutput C Pattern Add count			
Time = 0 ps	× •			

Figure 1-7. Add New Wave Dialog Box

6. Specify a signal name or a bus name and select the polarity for it, then click the **Add** button to add the name to the display.

In the display, a letter next to the name indicates its type: I for input, B for bidirectional pin, O for output, T for test point, G for global signal, and P for pattern.

#### Or

You can import signal names directly from a .naf file using the Edit  $\Rightarrow$  Import Wave command. In the pop-up Import dialog box, click the Browse button to select a desired .naf file. All the signal names in the selected .naf file will be displayed in the left field (Figure 1-8). Deselect any of the Input, Output, Bidir, Global, and Test Pt fields to narrow the signals accordingly to your needs. Select the signals you need for the new WDL file using relevant buttons:

- Add Adds the selected signal(s) from the left field to the right field.
- Delete Deletes the selected signal(s) from the right field.
- Add All Adds all the signals from the left field to the right field.
- Clear Removes all the signals from the right field.
- **Cancel** Cancels the import operation.
- **Show** Adds all the signals in the right field to the Waveform Editing Tool window.

Import			×
🔽 Input	AM COLON HSA HSB	Add	HSF MTSB MTSE
Output	HSC HSD HSE HSF HSG	Delete	1
🗹 Bidir 🔽 Global	HSH HSJ MTSA MTSB MTSC	Add All	1
🔽 Test Pt	MTSD MTSE MTSF	Clear	1
Br	owse	Cancel	Show

Figure 1-8. Import Dialog Box

NOTE If you cannot find a desired .naf file, open the corresponding source in the Text Editor (if it is an HDL source) or the Schematic Editor (if it is a schematic source). Make a modification to that source, which will not change its original functionality. For example, add a space at the end of an HDL file, or add a wire to a schematic file and then remove the wire. Save the modified source file. Then you will be able to find the relevant .naf file.

#### Or

If you have a schematic source in your project, use the **Copy Externals** command to list the signal names to choose for the new waveform. Open the .sch file in the Hierarchy Navigator. Select **File**  $\Rightarrow$  **Copy Externals** in the Waveform Editing Tool. Select the **Edit**  $\Rightarrow$  **Show** command. The Show Patterns dialog box appears with the signal names of the schematic source listed in the Patterns field (Figure 1-9). Choose the desired signal and click **Show**. The signal name will be displayed in the Waveform Editing Tool.

📲 Show Pattern	S	×
🔽 Nodes	Patterns:	
<ul> <li>✓ Test Pt</li> <li>✓ Input</li> <li>✓ Output</li> <li>✓ Bidir</li> <li>✓ Global</li> <li>✓ Patterns</li> <li>✓ Reference</li> </ul>	AM COLON HSA HSB HSC HSC HSE HSF HSG HSH HSJ	Show



- 7. In the Waveform Editing Tool window, click on the name you want to create a waveform for. The name is highlighted with light gray diagonal lines.
- 8. Move the mouse to the waveform section of the window and click where you want the first Transition. (You must click in the area next to the highlighted name.) A line is drawn to show the first section (called a Pulse) of the waveform.
- 9. Click again to create the second Transition. The second Pulse that is drawn has the opposite state of the first Pulse. Continue clicking to complete the waveform.
- 10. The Selected Bit Pulse dialog box (Figure 1-10) gives you complete control over the state and duration of each Pulse. Select the state in the States list box for the signal, and specify the duration in the Duration text box.



Figure 1-10. Selected Bit Pulse Dialog Box

11. Select **File**  $\Rightarrow$  **Save** from the Waveform Editing Tool to save the changes.

Refer to **Chapter 4, "Waveform Editor"** for detailed information on creating waveforms with the Waveform Editing Tool.

# **Creating a VHDL Test Bench File**

Before you do VHDL simulation, you need to create a test bench file as the test stimulus that specifies the input for simulation.

You can manually create a VHDL test bench file (\* .vhd), use a VHDL test bench template file (\* .vht), or export a VHDL test bench file with the Waveform Editor.

## Manually Creating a VHDL Test Bench File

To manually create a VHDL test bench file:

 Select the Source ⇒ New menu item from the Project Navigator. The New Source dialog box appears, prompting you to choose the type of the new source in your project (Figure 1-11).

New Source: (Schematic/ABEL)	×
New:	OK
ABEL Test Vectors ABEL-HDL Module Schematic	Cancel
User Document Verilog Test Fixture	<u>H</u> elp
VHDL Test Bench Waveform Stimulus	

Figure 1-11. New Source Dialog Box

2. Select VHDL Test Bench in the New field and then click **OK**. The Associate VHDL Test Bench dialog box (Figure 1-12) appears, prompting you to associate the new VHDL test bench file with the selected device or one of your design modules.

Associate VHDL Test Bench	×
New VHDL Test Bench File: (Untitled)	ОК
Associate With	Cancel
ispLSI8840-110LB432        config_mem     it32       prep6        target_int        target_top	<u>H</u> elp

Figure 1-12. Associate VHDL Test Bench Dialog Box

A NOTE If you associate the VHDL test bench file with the selected device in your project, both VHDL functional simulation and VHDL post-route simulation processes are supported. However, if you associate the test bench file with a design module, only VHDL functional simulation is available.

3. Select the source with which you want to associate the .vhd file, click **OK**. The Text Editor appears with the New File dialog box (Figure 1-13).

Text Editor
<u>File V</u> iew Tem <u>p</u> lates <u>T</u> ools <u>O</u> ptions <u>H</u> elp
New File
<u>File Name:</u>
Default Dot Extension:
×.vhd
Rec Off NUM

Figure 1-13. New VHDL Test Bench File Dialog Box

- 4. Enter a name for the .vhd file in the File Name field and click **OK**. The Text Editor is displayed with the new file name on the title bar. The new VHDL test bench file will appear in the Source window of the Project Navigator.
- 5. Use the items in the **Edit** menu of the Text Editor to cut, copy, paste, find, or replace text. You can simply paste the VHDL test bench template (\*.vht) into your new test bench file and save it as a .vhd file.

You should follow two important rules when creating the test bench file:

- the entity name of the test bench is the same as the file name of the test bench;
- the instance name of the top design module is UUT.
- 6. If your design uses Lattice macros, you should include Lattice libraries or generic library into your VHDL test bench file.
  - To include Lattice libraries, you should add the following lines into the VHDL test bench file:

For ispLSI 1000, 2000, 3000, 5000, and 8000 device families:

```
library lat_vhd;
```

```
use lat_vhd.components.all;
```

For ispLSI 6000 device family:

```
library lsc_mod;
```

```
use lsc_mod.componets.all;
```

 To include generic library, you should add the following lines into the VHDL test bench file:

```
library generics;
use generics.components.all;
```

**NOTE** In order to keep backward compatible, ispDesignExpert allows library lattice to have the same effect as library lat\_vhd.

To run the simulation smoothly, you need to be familiar with the structure of Lattice simulation libraries first. Refer to <u>Chapter 6</u>, <u>"ModelSim Simulator"</u> for more information.

## Creating a VHDL Test Bench File Using a VHDL Test Bench Template

To create a VHDL test bench using a VHDL test bench template file:

- 1. Select the .vhd file in the Sources window of the Project Navigator; its associated processes appear in the Processes window.
- 2. Double-click the VHDL Test Bench Template process or click the **Start** button to generate a template file (\*.vht) for the test bench you want to create.
- 3. Open the template file (\*.vht) in the Text Editor window. Edit the user-defined section of the template file by adding code to generate stimulus for your design.
- 4. When the modification is finished, save the file as \*.vhd.

Image: NOTEThe VHDL template file (\*.vht) is an intermediate file which<br/>can be removed by File  $\Rightarrow$  Clean Up/Clean Up All from the<br/>Project Navigator. You must save the file as \*.vhd, a<br/>ready-for-use VHDL test bench for your design.

The following is a sample VHDL test bench file:

```
LIBRARY ieee;
USE ieee.std_logic_1164.all;
ENTITY testbench IS
END;
ARCHITECTURE behavior OF testbench IS
 COMPONENT prep5 PORT(
       : IN std_logic_vector(3 DOWNTO 0);
   а
       : IN std_logic_vector(3 DOWNTO 0);
   b
   rst : IN std_logic;
   mac : IN std logic;
   clk : IN std_logic;
       : OUT std_logic_vector(7 DOWNTO 0));
   q
 END COMPONENT;
 SIGNAL a : std_logic_vector(3 DOWNTO 0);
 SIGNAL b : std_logic_vector(3 DOWNTO 0);
 SIGNAL rst : std_logic;
 SIGNAL mac : std_logic;
 SIGNAL clk : std_logic;
 SIGNAL q : std_logic_vector(7 DOWNTO 0);
```

```
BEGIN
uut: prep5 PORT MAP(
   a => a,
   b => b,
   rst => rst,
   mac => mac,
   clk => clk,
   q => q);
p_a: PROCESS -- stimulus for signal a
   BEGIN
   a <= "0100"; WAIT FOR 3000 NS;
   a <= "1010"; WAIT FOR 1000 NS;
   a <= "0110"; WAIT FOR 1000 NS;
   a <= "1011"; WAIT FOR 1000 NS;
   a <= "1010"; WAIT FOR 1000 NS;
   WAIT; -- forever
 END PROCESS;
p_b: PROCESS -- stimulus for signal b
   BEGIN
   b <= "0011"; WAIT FOR 4000 NS;
   b <= "0010"; WAIT FOR 1000 NS;</pre>
   b <= "0101"; WAIT FOR 1000 NS;</pre>
   b <= "0011"; WAIT FOR 1000 NS;</pre>
   WAIT; -- forever
 END PROCESS;
p_rst: PROCESS -- stimulus for signal sel
   BEGIN
   rst <= '1'; WAIT FOR 2000 NS;
   rst <= '0'; WAIT FOR 4000 NS;
   rst <= '1'; WAIT FOR 1000 NS;</pre>
   WAIT; -- forever
 END PROCESS;
p_mac: PROCESS -- stimulus for signal mac
   BEGIN
   mac <= '0'; WAIT FOR 4000 NS;</pre>
   mac <= '1'; WAIT FOR 3000 NS;</pre>
   WAIT; -- forever
 END PROCESS;
```

```
p_clk: PROCESS -- stimulus for signal clk
   BEGIN
clk <= '0'; WAIT FOR 500 NS;
   clk <= '1'; WAIT FOR 500 NS;
   clk <= '0'; WAIT FOR 500 NS;
   clk <= '1'; WAIT FOR 500 NS;
   clk <= '0'; WAIT FOR 500 NS;
   clk <= '1'; WAIT FOR 500 NS;
   clk <= '0'; WAIT FOR 500 NS;
   clk <= '1'; WAIT FOR 500 NS;
   clk <= '0'; WAIT FOR 500 NS;
   clk <= '1'; WAIT FOR 500 NS;
clk <= '0'; WAIT FOR 500 NS;
   clk <= '1'; WAIT FOR 500 NS;
   clk <= '0'; WAIT FOR 500 NS;
   clk <= '1'; WAIT FOR 500 NS;
WAIT; -- forever
 END PROCESS;
END;
```

## Exporting a VHDL Test Bench File Using the Waveform Editor

To export a VHDL test bench file:

 Select File ⇒ Export from the Waveform Editor. The WET Export dialog box prompts.

WET Expor	t	×
Input File:	D:\ispTOOLS\ispsys\examples\ispL	Browse
	D:\ispTOOLS\ispsys\examples\ispL	Browse
C vht ● tb	Export	Cancel

Figure 1-14. WET Export Dialog Box

- 2. Click the upper **Browse** button to select an input .wdl file to open. Notice that the Input File and Output File fields are automatically filled with default file paths.
- 3. In the Export Style field, check the **vht** or **tb** radio button to specify the output file extension.
- 4. Click **Export**. A VHDL test bench file is exported with the default name as the input file.

# **Creating a Verilog Test Fixture File**

Before you do Verilog HDL simulation, you need to create a test fixture file as the test stimulus that specifies the input for simulation.

You can either manually create a Verilog test fixture file (\*.tf) or include a Verilog test fixture template (\*.tfi) into the test fixture.

## Manually Creating a Verilog Test Fixture File

To manually create a Verilog test fixture file:

 Select the Source ⇒ New menu item from the Project Navigator. The New Source dialog box appears, prompting you to choose the type of the new source in your project.

New Source: (Schematic/ABEL)	×
New: ABEL Test Vectors ABEL-HDL Module Schematic User Document Verilog Test Fixture VHDL Test Bench Waveform Stimulus	OK Cancel <u>H</u> elp

Figure 1-15. New Source Dialog Box

2. Select Verilog Test Fixture in the New field and then click **OK**. The Associate Verilog Test Fixture dialog box (Figure 1-16) appears, prompting you to associate the new Verilog test fixture file with the selected device or one of your design modules.



Figure 1-16. Associate Verilog Test Fixture Dialog Box

NOTE If you associate the Verilog test fixture file with the selected device in your project, both Verilog functional simulation and Verilog post-route simulation processes are supported. However, if you associate the test fixture file with a design module, only Verilog functional simulation is available.

- 3. Select the source with which you want to associate the .tf file, click **OK**. The Text Editor appears with the New File dialog box prompting you for the name of the .tf file.
- 4. Enter a name in the File Name field. The default dot extension \*.tf is shown in the Default Dot Extension field. Click **OK** to save the file. A blank Text Editor window appears with the new file name on the title bar. The new Verilog test fixture file will appear in the Source window of the Project Navigator.
- 5. Use the items in the **Edit** menu of the Text Editor to cut, copy, paste, find, or replace text. When entering the text, you need to comply with the following rules:
  - the name of the test module must be the same as the file name of the test fixture;
  - the instance name of the top design module is d.

## Creating a Verilog Test Fixture File Using a Verilog Test Fixture Template

To create a Verilog test fixture using a Verilog test fixture declarations include file:

- 1. Select the .v file in the Sources window; its associated processes appear in the Processes window.
- 2. Double-click the Verilog Test Fixture Declarations process or click the **Start** button to generate a Verilog test fixture include file (\*.tfi) for the test fixture you are to create.
- 3. Use `include "\*.tfi" to include the .tfi file to your test fixture. Add code to generate test stimulus for your design.
- 4. When you finish editing, save the file as \*.tf.

Image: NOTEThe Verilog template file (\*.tfi) is an intermediate file which<br/>can be removed by File  $\Rightarrow$  Clean Up/Clean Up All from the<br/>Project Navigator. You must save the file as \*.tf, a<br/>ready-for-use Verilog test fixture for your design.

The following is a sample Verilog test fixture declarations include file p2\_top.tfi.

```
// TOOL:
             sch2tf
// DATE:
             11/19/99 3:02:26 PM
// TITLE:
// MODULE:
             p2_top
// DESIGN:
             p2_top
// FILENAME: p2_top.tfi
// PROJECT: prep_2
// VERSION: 1.3
// NOTE: DO NOT EDIT THIS FILE
// This file is auto generated by the ispDesignExpert System
// Inputs
   reg clk;
   reg data1_0;
   req data1 1;
   reg data1_2;
   reg data1_3;
   reg data1_4;
   req data1 5;
   reg data1_6;
   reg data1_7;
   reg data2_0;
   reg data2_1;
   reg data2_2;
    reg data2 3;
   reg data2_4;
    reg data2_5;
```
```
reg data2_6;
    reg data2_7;
    reg ext_reset;
    reg ldcomp;
    reg ldpre;
    req sel;
`ifdef has_xreset
'ifdef post_route
    reg XRESET;
`endif
`endif
// Outputs
    wire data0_0;
    wire data0_1;
    wire data0_2;
    wire data0_3;
    wire data0 4;
    wire data0_5;
    wire data0_6;
    wire data0_7;
// Bidirs
// Instantiate the UUT
    p2_top d (
`ifdef has_xreset
'ifdef post_route
    .XRESET(XRESET),
`endif
\endif
        .clk(clk),
        .data0_0(data0_0),
        .data0_1(data0_1),
        .data0_2(data0_2),
        .data0_3(data0_3),
        .data0_4(data0_4),
        .data0_5(data0_5),
        .data0_6(data0_6),
        .data0_7(data0_7),
        .data1_0(data1_0),
        .data1_1(data2_1),
        .data1_2(data2_2),
        .data1_3(data2_3),
```

```
.data1_4(data2_4),
        .data1_5(data2_5),
        .data1_6(data2_6),
        .data1_7(data2_7),
        .data2_0(data2_0),
        .data2_1(data2_1),
        .data2_2(data2_2),
        .data2_3(data2_3),
        .data2_4(data2_4),
        .data2_5(data2_5),
        .data2_6(data2_6),
        .data2_7(data2_7),
        .ext_reset(ext_reset),
        .ldcomp(ldcomp),
        .ldpre(ldpre),
        .sel(sel),
        );
// Initialize Inputs
    `ifdef auto_init
initial begin
            clk = 0;
            data1_0 = 0;
            data1_1 = 0;
            data1_2 = 0;
            data1_3 = 0;
            data1 4 = 0;
            data1_5 = 0;
            data1_6 = 0;
            data1_7 = 0;
            data2_0 = 0;
            data2_1 = 0;
            data2_2 = 0;
            data2_3 = 0;
            data2_4 = 0;
            data2_5 = 0;
            data2_6 = 0;
            data2_7 = 0;
            ext_reset = 0;
            1dcomp = 0;
            ldpre = 0;
            sel = 0;
```

end

```
`endif
  `ifdef has_xreset
   `ifdef post_route
initial begin
   XRESET = 0;
   #100 XRESET = 1;
end
```

`endif `endif The following is a sample Verilog test fixture file using the previous Verilog test fixture declarations include file p2\_top.tfi.

```
// Verilog Stimulus for Pre-route Simulation.
// PREP 2 Benchmark - 8-bit Binary Counter/Timer.
// Time units/resolution of #delays used in this file.
'timescale 1 ns / 100 ps
module prep2_t;
integer hHazFile;
// These parameters control all the delays used in the stimulus.
// All stimulus in this file has been expressed in terms of clock
// cycles.
parameter clock_period = 100,
          cycles
                       = clock_period,
          setup
                       = clock_period / 2;
`include "p2_top.tfi"
// Define Sets or Buses
'define DATA1
{my_data1[7],my_data1[6],my_data1[5],my_data1[4],my_data1[3],my_data1[2],my_
data1[1],my_data1[0]}
'define DATA2
{data2_7,data2_6,data2_5,data2_4,data2_3,data2_2,data2_1,data2_0}
// Initialize Inputs
initial begin
        clk = 1;
        sel = 0;
        ldpre = 0;
        ext_reset = 0;
        1dcomp = 0;
end
// Generate clock.
always #(clock_period / 2) clk = ~clk;
// Reset the design.
initial begin
        #(0.75 * cycles) ext_reset = 1;
        #(1 * cycles) ext_reset = 0;
end
```

```
`ifdef OVI_Verilog
    `define base_name "t."
`else
    `define base_name "(t("
`endif
// Main body of the stimulus.
// Various begin and end counts are loaded into the design.
initial begin
   hHazFile = $fopen ("prep2.haz");
    $timeformat (,0,,10); // Cause %t values to be displayed in
               // simulation units
// Load beginning count: F6 -> DATA2.
    #(3 * cycles - setup)
        DATA2 = 'hF6;
// Start counting.
    #(2 * cycles) ldpre = 1;
    #(1 * cycles) ldpre = 0;
        $fdisplay (hHazFile,"%t %sldpre Count from F6 (DATA2)",
$time, `base name);
// Load end count.
    #(1 * cycles) `DATA2 = 'hFC;
    #(2 * cycles) \ ldcomp = 1;
   #(1 * cycles) \ ldcomp = 0;
        $fdisplay (hHazFile,"%t %sldcomp
                                               Load end count FC",
$time,`base_name);
   #(1 * cycles) `DATA2 = 8'bxxxxxx;
// Load new beginning count: 13 -> DATA1
    #(3 * cycles)
        'DATA1 = 'h13;
        sel = 1;
        $fdisplay (hHazFile,"%t %ssel
                                               Count from 13 (DATA1)",
$time,`base_name);
    $fclose (hHazFile);
end
endmodule
```

# Exporting a Verilog Test Fixture File Using the Waveform Editor

To export a Verilog test fixture file:

 Select File ⇒ Export from the Waveform Editor. The WET Export dialog box prompts.

WET Expor	t	×
Input File:	D:\ispTOOLS\ispsys\examples\ispL	Browse
Output File:	D:\ispTOOLS\ispsys\examples\ispL	Browse
O vht O tb	Export	Cancel

Figure 1-17. WET Export Dialog Box

- 2. Click the upper **Browse** button to select an input .wdl file to open. Notice that the Input File and Output File fields are automatically filled with default file paths.
- 3. In the Export Style field, check the **tf** radio button to specify the output file extension.
- 4. Click **Export**. A Verilog test fixture file is exported with the default name as the input file.

This chapter contains a detailed explanation of the simulators used for different designs in the ispDesignExpert. Two different simulators from the Lattice Semiconductor are Lattice Logic Simulator (for ispLSI and GAL devices) and Equation Simulator (for MACH and PAL devices).

This chapter covers information on the following topics:

- Lattice Logic Simulator
  - Simulation overview
  - Running functional/timing simulation
  - Running the stand-alone simulator
  - Commands used in the Simulator Control Panel
  - Simulation log
- Equation Simulator
  - Equation simulation overview
  - Invoking Equation simulation
  - Equation Simulator model
  - Controlling the simulation report
- Simulating a JEDEC file

# **Lattice Logic Simulator**

## **Simulation Overview**

Lattice Logic simulation can be performed at almost any phase in the design process. Two types of simulation are supported in the ispLSI/GAL design flow:

- Functional Simulation
- Timing (Post-route) Simulation

## **Functional Simulation**

Functional simulation is called pre-route simulation because it occurs before the design has been fitted and routed. Functional simulation helps you find logical or coding errors early in the design cycle.

## **Timing Simulation**

Timing simulation is called post-route simulation because it confirms that your design is compatible with the timing and propagation delays that exist in a specific device.

## **Difference between Functional and Timing Simulation**

The difference between functional and timing simulation is a function of the way the design is modeled, not the simulator itself. For functional simulation, the model is derived directly from the schematic and behavioral sources. For timing simulation, the model is derived from the database created by a device-specific back-end tool after fitting and routing.

# **Running the Functional/Timing Simulation**

After creating a stimulus file, you can verify the behavior of your design using the functional or timing simulation. Functional simulation can be performed at any time in the design process, while timing simulation can only be performed after the design is fitted and routed.

For ispLSI and GAL devices, you can perform functional and timing simulation using the Functional/Timing Simulation process in your design. This process launches the Lattice Logic Simulator.

To run functional/timing simulation:

1. Select the ABEL-HDL test vector file (.abv or *design*-vectors) or the waveform stimulus file (.wdl) from the Sources window of the Project Navigator. The associated processes appear in the Processes window (Figure 2-1).



Figure 2-1. Start the Lattice Logic Simulator

2. Double-click the Functional Simulation or Timing Simulation process to launch the simulator. The Simulator Control Panel window appears (Figure 2-2).



Figure 2-2. Simulator Control Panel Window

3. Click the **Run** icon from the toolbar or select the **Simulate** ⇒ **Run** menu item to start the simulation.

🖼 Wayeform Vier		
<u>F</u> ile <u>E</u> dit <u>V</u> iew (	D <u>b</u> ject <u>I</u> ools <u>O</u> ptions <u>J</u> ump <u>H</u> elp	
17,800.0 ns	0	
CLKA		<b></b>
REGCLK		_
COUNT		
HOLD		
EXT_RESET	Π	
.0GIC_ENABLE		
select	3	
pattern		
•		• •
Time = 0.0 ns		

Figure 2-3. Waveforms Displayed in the Waveform Viewer

Refer to <u>Chapter 3, "Waveform Viewer"</u> for descriptions of selecting waveforms to display in the Waveform Viewer.

# **Running the Stand-alone Simulator**

The Lattice Logic Simulator can be invoked in its stand-alone mode by selecting the **Tools**  $\Rightarrow$  Lattice Logic Simulator command from the Project Navigator. The stand-alone simulator enables you to simulate the design file or stimulus file outside the current project. Even if you have previously opened the simulator for a project, you can change to the stand-alone mode.

#### To run the stand-alone simulator:

 Select Tools ⇒ Lattice Logic Simulator from the Project Navigator. The Simulator Control Panel window appears (Figure 2-4) in its stand-alone mode.



Figure 2-4. Simulator Control Panel - Stand-alone Mode

 Select File ⇒ Open Design from the Simulator Control Panel window. The Open Design dialog box displays (Figure 2-5).

Open Design		? ×
Look jn:	🔄 comp 💽 📃	<b>*</b>
comp.edf		
File <u>n</u> ame:	comp.edf	<u>O</u> pen
Files of <u>type</u> :	Design for functional simulation(*.edf)	Cancel
Simulation type:	Functional Simulation	

Figure 2-5. Open Design Dialog Box

3. In the Files of type field, select the type of design you need to open. Either a design for functional simulation (\*.edn or \*.edf) or a design for timing simulation (\*.sim). The Simulation type field enables you to choose either Functional Simulation or Timing Simulation.



You will get a message stating Loading design file "\*.sim" (or \*.edf or \*.edn) successfully in the Simulator Control Panel window. But the toolbar is still gray at this moment.

4. Select **File** ⇒ **Open Stimulus**. The Open Stimulus dialog box appears prompting you to select a stimulus file (\*.wdl, \*.abv, or \*.abl) (Figure 2-6).

Open Stimulus			? ×
Look <u>i</u> n:	🔁 clock	- 🖻 🖻	
Clocktop.abv	1		
File <u>n</u> ame:	clocktop.abv		<u>O</u> pen
Files of type:	Stimulus File(*.ab∨)	•	Cancel

Figure 2-6. Open Stimulus Dialog Box

**NOTE** The stimulus file you choose must be in the same directory as the netlist file.

A message "Loading netlist successfully" appears in the Simulator Control Panel window. The toolbar is activated at this moment.

- 5. Click the **Run** icon from the toolbar or select **Simulate**  $\Rightarrow$  **Run** to start the simulation.
- Select Tools ⇒ Waveform Viewer (if you do not check the View ⇒ Show Waveforms command before running the simulation). The Waveform Viewer will be displayed to show the simulation results.

Refer to Chapter 3, "Waveform Viewer" for information on selecting waveforms to view.

## **Comparing Functional Simulation Results with the Expected Values**

You can specify expected values in the test\_vectors section in a .abv or .abl file. Run functional simulation. If actual simulation results are different from the expected values, the Lattice Logic Simulator will display the simulation time, signal name, expected value, and actual value in the Simulator Control Panel window.

For example, in comp.syn, a design which you can access from the .\<ispsys\_path>\examples\ispLSI\_GAL\abel\comp directory of ispDesignExpert, double-click comp-vectors to open the .abl file in the Text Editor. Scroll down in the Editor window to the test\_vectors section. Specify the expected values of compout in the "[]" on the right of "->" as follows:

```
. . .
test vectors
([clock, hold, res, load, in3, in2, in1, in0] -> [compout])
[0,0,1,0,0,0,0,0] -> [.x.]; "1
                                                  power up
[.c., 1 , 0 , 0 , 0 , 1 , 1 , 0 ] -> [ .x. ]; "2
                                                  hold count
[.c., 1 , 0 , 1 , 0 , 1 , 1 , 0 ] -> [
                                                  load data: 6
                                    1
                                        ]; "3
[.c., 1, 0, 0, 0, 1, 1, 0] -> [
                                       ]; "4
                                    1
[.c., 0,
         0, 0, 0, 0, 0,
                           0] -> [ 1
                                       ]; "5
                                                  count =1
[.c., 0, 0, 0, 0, 0, 0, 0] -> [ 1 ]; "6
                                                  2
. . .
```

Select **File**  $\Rightarrow$  **Save** from the Text Editor to save your modifications to the .abl file. Run functional simulation. The following message is displayed in the Simulator Control Panel window to show the difference between the expected and the actual results.

```
run 3,700.0 ns
at 600,000 ns, COMPOUT expected: 1, actual: 0
at 900.000 ns, COMPOUT expected: 1, actual: 0
at 1200.000 ns, COMPOUT expected: 1, actual: 0
at 1500.000 ns, COMPOUT expected: 1, actual: 0
Operation RUN ends.
```

The message is also shown in the log file that you can access from View  $\Rightarrow$  Simulator Log in the Simulator Control Panel.

## Simulation Log

The Lattice Logic Simulator reports errors and status information in one of the following files, depending on the nature of the information:

*.slg	Simulation status information		
automake.log	Processing status information		
*.err	Logic errors		

If a simulation error occurs, it is recorded in and may be viewed by selecting the **View**  $\Rightarrow$  **Simulator Log** from the Simulator Control Panel. Simulation errors do not automatically cause the Report Viewer to appear. You can invoke the Report Viewer from the Project Navigator to view the .slg, .log, or .err file.

# **Commands Used in the Simulator Control Panel**

The supported commands in the Simulator Control Panel window are as follows:

Run

Syntax:	RUN
Use:	The <b>RUN</b> command is used to simulate all stimulus in the test vector block defined by the keyword Test_Vectors in the ABV or WDL file.

## Step

Syntax:	STEP <time> <time unit=""></time></time>
Use:	The STEP command is used to enter the time increment to advance the
	simulator when the <b>Step</b> button is pressed.

#### Exit

Syntax:	:EXIT
Use:	The <b>EXIT</b> command is used to quit the Simulation Control Panel window.

#### ■ Force

Syntax:	:FORCE <logic_value> <signal_set></signal_set></logic_value>
Use:	The <b>FORCE</b> command is used to force a specific internal net to keep a fixed value independent of its driven logic

## Preset

Syntax:	: PRESET	<logic_< th=""><th>value&gt;</th><th><signal_< th=""><th>_set&gt;</th></signal_<></th></logic_<>	value>	<signal_< th=""><th>_set&gt;</th></signal_<>	_set>
					-

Use: The **PRESET** command is used to assign a specific value to a signal and it takes effect at current simulation time.

## Monitor

Syntax: :MONITOR <signal\_set>

Use: The **MONITOR** command is used to watch a signal in the Debug dialog box and the Waveform Viewer window.

For more information on the commands used in the Simulator Control Panel, refer to the Simulator Control Panel online help.

# **Equation Simulator**

## **Equation Simulation Overview**

Equation simulation for MACH/PAL devices uses design test vectors to simulate the design logic or equations independent of any device. The more comprehensive and detailed your test vectors are, the more useful your simulation results will be.

When using test vectors, you specify the required input pattern and the expected outputs at the device pins and buried nodes. The Equation Simulator applies the inputs from the test vectors to the simulated circuit and compare the simulated output with the output specified in the test vectors. If there is any difference, an error is indicated.

Equation simulation is similar to Functional simulation because it tests your design without using device-specific information. Equation simulation, however, only tests the equations in your design as specified by test stimulus (ABEL-HDL test vectors).

## **Equation Simulation Flow**

Figure 2-7 shows a flow diagram of simulation during evaluation of the inputs to the output. The simulator applies the first test vector and performs any setup of internal registers that results from the vector applied to the inputs. The simulator then calculates the product terms that result from the test vector, the OR outputs that result from the product terms, any macrocell outputs that result from the OR outputs, and any feedback functions. The results of the simulator calculations are written to the . sm1 file.

The outputs of designs with feedback may require several successive evaluations until the outputs stabilize. After the feedback paths have been calculated, the Equation Simulator checks to see if any changes have occurred in the design since the product terms were last calculated. If changes have occurred due to feedback functions, the calculations are repeated. This iterative process continues until no changes are detected, or until 20 iterations have taken place. If 20 iterations take place and there are still changes, the design is determined to be unstable and an error is reported.



Figure 2-7. Equation Simulation Flow

# **Invoking Equation Simulation**

To make the equation simulation process available, you need to use the test vector file as the stimulus. (See the <u>"Creating a Test Vector File</u>" section in Chapter 1, "Test Stimulus" for information on how to create test vector files.)

To invoke Equation simulation:

- 1. Select the .abv (or *design*-vectors) file in the Sources window. The Equation simulation processes appear in the Processes window.
- 2. Double-click the Simulate Compiled Equations process or click the **Start** button to start simulation.

After successful processing, green check marks appear to the left of the completed processes (Figure 2-8).

🖕 ispDesignExpert Project Navigator - [	D:\ISPTOOLS\ISPSYS\EXAMPLES\MA 🗖 🗖 🗙
$\underline{F}ile  \underline{V}iew  \underline{S}ource  \underline{P}rocess  \underline{O}ptions  \underline{W}ine$	dow <u>I</u> ools <u>H</u> elp
C Strategy Normal	
Sources in Project:	Processes for Current Source:
📋 Multiplier	Compile Test Vectors
A4A-32/32-55JC	Compiler Listing
🗎 multiply.abv	Simulate Compiled Equations
🖻 multiply (multiply.abl)	Equation Simulation Report
🖻 adder (adder.abl)	Kequation Simulation Waveform
	Simulate Pre-Fit Equations
	Pre-Fit Equation Simulation Report
	Re-Fit Equation Simulation Waveform
Double-click to open the selected test vectors.	Double-click the item in the list or select the "Start" button
	to start the process. Select the "Properties" button to
	start the property editor.
New Open	Start View Properties Log
Ready	

Figure 2-8. Invoke Equation Simulation

3. Double-click Equation Simulation Waveform in the Processes window, the Waveform Viewer is invoked to show the simulation results.

## **Equation Simulator Model**

The Equation Simulator uses the Equation file to build a model of the design. This method includes macrocells, sum-terms, and product terms. Select the Report Type Macro-cell property to display the model.

To view the simulation model:

- 1. Select the .abv (or *design*-vectors) file in the Sources window.
- 2. Select Simulate Compiled Equations in the Processes window.
- 3. Click the **Properties** button at the bottom of the Project Navigator to open the Properties dialog box.
- 4. Select Report Type in the Properties list box and set the List property to Macro-cell (Figure 2-9).
- 5. Close the Properties dialog box.

😻 Properties - (Normal : A	_ 🗆 ×		
Properties:	Close		
Macro-cell			
Report Type	Undo		
Trace Type			
Advance	<u>D</u> efaults		
Don't Care (.X.) Value	List	0	
High Impedance (.Z.) Value	List	1	<u>H</u> elp
Register Power-up Value			
Double-click the selected item choices, or use the combo bo			

Figure 2-9. Set Report Type to Macro-cell

When you select the Macro-cell List property, the simulation reports will be displayed for all dot extensions associated with I/O macrocells. Note that this display option is detailed, and should be used in conjunction with the "Signal" option to reduce the size of the output report.

Macro-cell reports provide the same information as Tabular, with the addition of internal device information such as OR-gate outputs, register outputs, and the final outputs.

The Macro-cell report option produces large files if all pins and nodes are traced for all vectors. To generate a smaller file, use the Watch Signals and Vector Range to Display properties (to specify the pins or nodes for a limited number of vectors). If you do not specify which signals to watch, the first I/O pin in the device is traced. Table 2-1 on page 65 describes the notation used in the simulation macro output files.

# **Controlling the Simulation Report**

Report and trace types and break points allow you to control the amount of information the simulation provides. Simulation can provide simple error messages (indicating that the actual outputs differ from the outputs you predicted in your test vectors), or detailed information about the states of internal registers and product terms of a device during simulation. If you simulate a design with Report Type set to None, you can determine if any errors exist. If there are errors, you can use the more detailed Report and Trace types to increase the amount of information provided until you have enough information to solve the problem. Examples of the output produced by the different Report and Trace types are given below.

NOTE In order to see the clock waveform in the Waveform Viewer, you need to use Trace Type: Detailed, which is the default. Otherwise, you will not see the clock edges displayed.

#### **Using Break Points**

With small designs, you can re-run simulation using different Report and Trace types to obtain the information you need. With a more complex design, however, reports may contain so much information that you have difficulty finding information on the error. With break points, you can target the error and limit the amount of information produced. For example, if you run a simulation and detect an error in the twentieth test vector out of 50 vectors, you may want to see more information to determine the cause of the error. You can re-run simulation with a more detailed Trace Type, exclusively for vector 20, using break points in the following manner:

- 1. Select the test vector file in the Sources window.
- 2. Select Simulate Compiled Equations in the Processes window.
- 3. Click **Properties** at the bottom of the Project Navigator to display the Properties dialog box.
- 4. Select **Report Type** in the Properties list box and set it to None. No simulation output will be generated. A pass/fail will be reported after the vectors are run.

😻 Properties - (Normal : A			
Properties:			Close
✓ × None		<b>±</b>	]
Report Type	List	None 🔺	Undo
Trace Type	List	Detailed	
Advance	ed ===		<u>D</u> efaults
Don't Care (.X.) Value	List	0	
High Impedance (.Z.) Value	List	1	<u>H</u> elp
Register Power-up Value	List	0	
Watch Signals	Text		
Vector Range to Display	Text	<b>•</b>	
Double-click the selected item choices, or use the combo bo	i to cyc x in the	le through possible edit region for a list	

Figure 2-10. Set Report Type to None

- 5. After an error is found, increase the Trace Type and Report Type until you have enough information to correct the error. (See the following sections for properties of Trace Type and Report Type.)
- 6. Use break points to limit simulation results.

#### **Simulation Trace Levels**

The Trace list property lets you select the simulation trace level desired. The ispDesignExpert supports the following trace levels:

- Brief
- Clock
- Detailed

## Trace Type: Brief

This option generates a report of the simulation results for each clock cycle for registered designs, or for the stabilized output values for combinational designs. The example below shows the simulation output from the Brief option using a Tabular report format.

## **Example of Brief Trace Simulation Output**

Simulate ispDesignExpert 8.0 Date: Fri Sep 17 17:35:05 1999 Fuse file: 'multiply.bl2' Vector file: 'mutiply.tmv' Part: 'PLA' 3 bit multiplier

	а	а	а	b	b	b	р	р	р	р	р	р
	2	1	0	2	1	0	5	4	3	2	1	0
V0001	0	0	0	0	0	0	L	L	L	L	L	L
V0002	0	0	0	0	0	1	L	L	L	L	L	L
V0003	0	0	1	0	1	0	L	L	L	L	Η	L
V0004	0	1	0	0	1	1	L	L	L	Η	Η	L
V0005	0	1	1	1	0	0	L	L	Η	Η	L	L
V0006	0	1	1	1	0	1	L	L	Η	Η	Η	Η
V0007	1	0	0	1	0	1	L	Η	L	Η	L	L
V0008	1	0	0	1	1	0	L	Η	Η	L	L	L
V0009	1	0	1	1	1	0	L	Η	Η	Η	Η	L
V0010	1	0	1	1	1	1	Η	L	L	L	Η	Н
V0011	1	1	0	1	1	1	Η	L	Η	L	Η	L
V0012	1	1	1	1	1	1	Η	Η	L	L	L	н

12 out of 12 vectors passed.

#### Trace Type: Clock

This option generates a simulation report that shows register values when the clock is 0, 1, and then 0 again for each vector. The Clock option is useful with the macrocell trace option for debugging circuits with feedback.

The information provided by the Clock option is similar to the information provided by the Brief option, except the Clock option output displays the device inputs and outputs for each clock pulse. The output shown in the example below is an expanded version of the output shown for the Brief option. The expanded version shows each clock pulse of the simulate operation.

#### **Example of Clock Trace Simulation Report**

```
Simulate ispDesignExpert 8.0 Date: Fri Sep 17 17:42:07 1999
Fuse file: 'multiply.bl2' Vector file: 'mutiply.tmv' Part: 'PLA'
3 bit multiplier
```

	а	а	а	b	b	b	р	р	р	р	р	р
	2	1	0	2	1	0	5	4	3	2	1	0
V0001	0	0	0	0	0	0	L	L	L	L	L	L
V0002	0	0	0	0	0	1	L	L	L	L	L	L
V0003	0	0	1	0	1	0	L	L	L	L	Η	L
V0004	0	1	0	0	1	1	L	L	L	Η	Η	L
V0005	0	1	1	1	0	0	L	L	Η	Η	L	L
V0006	0	1	1	1	0	1	L	L	Н	Η	Η	Н
V0007	1	0	0	1	0	1	L	Η	L	Η	L	L
V0008	1	0	0	1	1	0	L	Η	Η	L	L	L
V0009	1	0	1	1	1	0	L	Η	Н	Η	Η	L
V0010	1	0	1	1	1	1	Η	L	L	L	Η	Н
V0011	1	1	0	1	1	1	Η	L	Н	L	Η	L
V0012	1	1	1	1	1	1	Η	Η	L	L	L	Н

12 out of 12 vectors passed.

## **Trace Type: Detailed**

This option generates a report of the simulation results for each level in the sum-of-products logic circuit being simulated. The Detailed option is useful for debugging complex logic circuits.

The information provided by the Detailed option is similar to the information provided by the Clock option, except the Detailed option output shows the device inputs and outputs for each iteration of the simulator.

## **Example of Detailed Trace Simulation Report**

Simulate ispDesignExpert 8.0 Date: Fri Sep 17 17:48:38 1999 Fuse file: 'multiply.bl2' Vector file: 'mutiply.tmv' Part: 'PLA' 3 bit multiplier aaabbb ррррр 2 1 0 2 1 0 5 4 3 2 1 0 V0001 0 0 0 0 0 0 LLLLL V0002 0 0 0 0 0 1 V0003 0 0 1 0 1 0 LLLLL 001010 LLLLL 001010 LLLLHL . . . V0012 1 1 1 1 1 1 H L H L H L 111111 HLHLHL 11111 Н Ц Н Н Ц Н 11111 Н Ц Н Н Ц Н 111111 HLHLLH 111111 HLHLLH НГГГН 1 1 1 1 1 1 111111 HLLLLH ННLLН 1 1 1 1 1 1 12 out of 12 vectors passed.

## **Simulation Output Formats**

The Report list property lets you select the format in which to display the simulation results. The following formats are supported:

- None
- Tabular
- Pins
- Macro-cell

## **Report Type: None**

This option means that no simulation output will be generated. The vectors will be run and a pass/fail will be reported.

## Example of Simulation Output with None Format

```
Simulate ispDesignExpert 8.0 Date: Mon Sep 20 13:45:23 1999
Fuse file: 'multiply.bl2' Vector file: 'mutiply.tmv' Part: 'PLA'
3 bit multiplier
```

12 out of 12 vectors passed.

## **Report Type: Tabular**

This option is the default format. Tabular gives a table with signal levels represented by H, L, and Z for logic high, logic low, and high-impedance state.

## **Example of Simulation Output with Tabular Format**

Simulate ispDesignExpert 8.0 Date: Mon Sep 20 13:48:36 1999 Fuse file: 'multiply.bl2' Vector file: 'mutiply.tmv' Part: 'PLA' 3 bit multiplier aaabbb рррррр 2 1 0 2 1 0 5 4 3 2 1 0 V0001 0 0 0 0 0 0 0 LLLLL V0002 0 0 0 0 0 1 V0003 0 0 1 0 1 0 LLLLL 001010 LLLLL 001010 LLLLHL . . . V0012 1 1 1 1 1 1 H L H L H L 111111 HLHLHL 11111 Н Ц Н Н Ц Н 11111 Н Ц Н Н Ц Н 111111 HLHLLH 111111 HLHLLH НГГГН 1 1 1 1 1 1 111111 HLLLLH ННLLН 1 1 1 1 1 1 12 out of 12 vectors passed.

#### **Report Type: Pins**

The Pins format shows the actual signal outputs and the test vectors used to perform the simulation. The actual output associated with each test vector is shown on one line followed by the input portion of the test vector, Vector In, on the next line. The output portion of the test vector (the expected output of the device) appears on the Device Out line below the actual output.

#### **Example of Simulation Output with Pins Format**

```
Simulate ispDesignExpert 8.0 Date: Mon Sep 20 14:12:23 1999
Fuse file: 'multiply.bl2' Vector file: 'mutiply.tmv' Part: 'PLA'
3 bit multiplier
Vector 1
Vector In [.....00.0..00....0.....]
  [....]
  Device In
  Device Out [.....LLLL]
  Device In
  Device Out [.....LLLL]
  Vector 2
  [....]
Vector In
  [....]
Device In
  Device Out [.....LLLL]
  Device In
  Device Out [.....LLLL]
```

#### **Report Type: Macro-cell**

Macro-cell reports provide the same information as Tabular, with the addition of internal device information such as OR-gate outputs, register outputs, and the final outputs. The example below shows only a portion of the macro simulation output is shown because Macro-cell format output files can be quite large.

#### **Example of Simulation Output with Macro-Cell Format**



Design Verification Tools User Manual

As shown in the previous page, the fuse map program assigns fuse and node numbers to the fuses in the device. These numbers are also shown in the Logic Diagrams provided with the PLD Device Kit. The OR-gate and register outputs in the simulation output are internal signals, not available as pin outputs. These OR-gate and register outputs can be useful for debugging designs. The Macro-cell report option produces large files if all pins and nodes are traced for all vectors. To generate a smaller file, use the Watch Signals and Vector Range to Display properties (to specify the pins or nodes for a limited number of vectors). If you do not specify which signals to watch, the first I/O pin in the device is traced.

The following table describes the notation used in the simulation macro output files.

Notation - Current Nodes	Description
OE	Output enable
AR	Asynchronous Reset
AP	Asynchronous Preset
LD	Register Load
СК	Register Clock
OR	Normal output OR gate ("D" "T")
IN1	First input to a Flip/Flop ("J" "S")
IN2	Second input to a Flip/Flop ("K" "R")

Table 2-1. Notation Used in Simulation Macro-cell Report Files

PTnnnn	One or more product term
LOW	Always logic level 0
HIGH	Always logic level 1
Pin nn	Input from pin
Node nn	Input or feedback from an internal node
Pin nn & nn	The AND of two pins
Pin nn # nn	The OR of two pins
PROM nn	Bit nn of a prom output

OR Node Types

Table 2-1. Notation Used in Simulation Macro-cell Report Files (Continued)

Notation - Current Nodes	Description				
PRODUCT Term Display					
Pin nn [1]	Logic level 1 from a pin or node				
Pin nn [0]	Logic level 0 from a pin or node				
nn & nn [0 & 1]	Logic level 0 from a pin or node				
PTnnnnn [TTFFTT]	Multiple product terms				
PTnnnsn [TT \$ FT]	XOR of two groups of product terms				
PTnnnnn [TT # FT]	OR of two groups of product terms				
PTnnnnn [T-FF-T]	Shared product terms ('-' term not connected)				
PTnnnn	Multiple line display of large OR				
[TTTTFTFTFTTFFFFTTF]					
[TFFFFFFTTF]					

T = logic true; F = logic false

# Simulating a JEDEC File

For GAL/PAL devices, you can simulate a JEDEC fuse file by using the Simulate JEDEC File process.

To simulate a JEDEC file for a GAL or PAL device:

- 1. Select the ABEL-HDL test vector file in the Sources window of the Project Navigator. Its associated processes appear in the Processes window.
- 2. Double-click the Simulate JEDEC File process or click the **Start** button to run the process (Figure 2-11).

🚂 ispDesignExpert Project Navigator - [	D:\ISPTOOLS\ISPSYS\EXAMPLE 🗖 🗖 🗙
<u>File View Source Process Options Wind</u>	dow <u>T</u> ools <u>H</u> elp
D 🖻 🔚 Strategy Normal	- 🖫 ?№?
Sources in Project:	Processes for Current Source:
Brake Light Controller GAL16V8ZD-12QP	Compile Test Vectors
	Simulate JEDEC File
Control (control.abl)	<ul> <li>■ JEDEC Simulation Report</li> <li>★ JEDEC Simulation Waveform</li> <li>★ Functional Simulation</li> <li>★ Timing Simulation</li> </ul>
Double-click to open the selected test vectors.	Double-click the item in the list or select the "Start" button to start the process. Select the "Properties" button to start the property editor.
New Open	Start View Properties Log
Ready	



3. Double-click the JEDEC Simulation Waveform process to invoke the Waveform Viewer and view the simulation results.

The Waveform Viewer displays the results of logic or timing simulations. The logic states of schematic nets are displayed as time-line traces (waveforms). The nets whose waveforms are to be displayed can be interactively chosen from the schematic in the Hierarchy Navigator. Query functions can be used to trace signals to their source on the schematic in the Hierarchy Navigator. Trigger functions can be used to locate the occurrence of a specific logic event. Delays between events can be measured with markers.

This chapter covers the following topics:

- Starting the Waveform Viewer
- Selecting the waveforms to view
- Moving around
- Analysis techniques
- Saving and printing waveforms

# **Starting the Waveform Viewer**

The Waveform Viewer is typically used in conjunction with a simulator. You must run the simulator before you can run the Waveform Viewer; without simulation information, the Waveform Viewer has no data to display.

# **Waveform Viewer Window**

Figure 3-1 shows a typical Waveform Viewer display. The following is a description of the elements of the Waveform Viewer window.



Figure 3-1. Waveform Viewer Window

## Title Bar

The title bar across the top shows the name of the current design. This name is the base name of the design being examined.

# Waveform Name Area

This area contains the names of any waveforms displayed. You can resize this area by placing the mouse cursor over the vertical line between the name and display area, and dragging the line where you want it.

## Waveform Display Area

The waveform display area has a time scale on the top. The horizontal scroll bar pans left and right in a waveform. The vertical scroll bar displays additional waveforms when there are more than can fit in the window at one time.

## **Prompt Line**

The prompt line is below the bottom scroll bars. The prompt line displays the following information:

#### Time

The time corresponding to the Query Cursor, a solid vertical line in the waveform display.

#### Level

The digital level of the selected waveform at the intersection with the Query Cursor. The selected waveform is highlighted in the waveform name field. Level takes the values supported by the simulator being used—typically zero (0), one (1), unknown (U), don't care (X), or High Impedance (Z). Bus values are shown with the current radix.

## Trig

Indicates whether the current trigger conditions are True or False. It appears on the prompt line only if triggers have been defined.

# Selecting the Waveforms to View

The most fundamental operation in the Waveform Viewer is adding waveforms to the display. Once waveforms are displayed, they can be moved, deleted, copied, and converted to bus format using the commands described in the following sections.

## Show

Waveforms are added to the display with the **Edit**  $\Rightarrow$  **Show** command. The Show Waveforms dialog box (Figure 3-2) that appears when you select this command lets you choose a signal from any level in the hierarchy, and combine two or more signals into a "bus" display.

🚮 Show Waveform:	S					×
Net Name: D^			B <u>u</u> s Name: \$B	us1		•
	<u>S</u> how	<u>B</u> us <<	Add Net(s)	Ne <u>w</u> Bus	Delete Bus	Sav <u>e</u> Bus
Instances:	<u>N</u> ets:		Bus <u>M</u> embers:			
[] BITO BIT1 BIT2 BIT3 BIT4 BIT5	▲ A[0] A[1] A[2] A[3] BIT0_TMP BIT1_TMP BIT2_TMP		BIT1 BIT2 BIT3			
Path: D	1		<u>R</u> emove	Re <u>v</u> erse	M <u>o</u> ve Up	Move <u>D</u> own

Figure 3-2. Show Waveforms Dialog Box

## Finding the Signal You Want

The large Instances list box at the left and the control button below it simplify navigating the hierarchy to find the signals you want. The list box initially displays the top level of the hierarchy. Clicking **Push** displays the hierarchical level (if any) below the top level.

To move to a lower hierarchical level, highlight that level in the list box, then click **Push**. (If you are already at the lowest level, the button is relabeled **Pop**, since you can only move upward in the hierarchy.) A display line below the list box shows the full hierarchical path of the level you are currently on.

All signals at a given level are shown in the Nets list box. To add a signal to the display, click on its name, then click the **Show** button. (Or just double-click on the signal's name.) The signal is immediately added at the bottom of the Waveform Viewer display.

The waveform display can contain up to 256 waveforms. Use the vertical scroll bar to select the waveforms to view.

## **Cross Probing with the Hierarchy Browser**

Double-click the Hierarchy Browser process in the Processes window of the Project Navigator and the corresponding tool associated with the design source will be opened. You can do cross probing only when the Waveform Viewer is running.

If the design is a schematic, the Hierarchy Navigator is invoked. The **Probe Item** command is the easiest way to add waveforms to the Waveform Viewer. Click on the desired net in the Hierarchy Navigator and the waveform for that net is added to the display. Buses from the schematic can be probed, but the bus must be probed at the highest level at which it exists in the hierarchy.

If the design is an HDL module, the HDL Viewer is opened in the cross probing state. Click on the desired net name in the HDL Viewer and the name is highlighted in the Waveform Viewer.

#### **Creating Multi-signal "Buses"**

You can create a "bus" display of two or more signals, whether or not they are related. Highlight the first signal you want in the bus, then select **Edit**  $\Rightarrow$  **Add to Bus**. The signal is added to the Bus Name box and Bus Members list box in the Show Waveforms Dialog box. Continue adding signals this way until the bus is arranged the way you want it. Save or update your changes to the bus, then click on the **Show** button to add the bus to the display.

To change your bus selections, click on the desired bus in the Bus Name box. The components of the bus are displayed in the Bus Members list box. You can then manually edit the list to delete or rearrange signals.

## **Duplicate**

The **Duplicate** command copies waveforms. The original waveform remains in the display. **Duplicate** is often used to add multiple copies of clock or other control signals.

## Move

You can move a waveform from one display location to another. Click on one (or more) waveforms to highlight them. Then drag the names to the new position and release the mouse button.

## Hide

The **Edit**  $\Rightarrow$  **Hide** command removes waveforms from the display. The **Undo** command can be used to restore hidden waveforms.

# Selecting the Bus Radix

Bus values are displayed on the bus waveforms, and on the prompt line if a bus is selected. You can change the bus radix using the **Options**  $\Rightarrow$  **Bus Radix** command.
# **Moving Around**

Once the waveforms are displayed, there are several ways to manipulate the waveform display area. The following sections briefly describe them.

## **View Commands**

The **View** commands change the horizontal time dimension. Different time segments of the displayed waveforms can be viewed.

#### Zoom In

Increases the horizontal magnification each time it is executed. You see a shorter time segment in more detail. You can also drag around any part of a waveform to view it in more detail.

#### Zoom Out

Reduces the current magnification each time it is executed. You see a longer time span with less detail.

#### Pan

Slides the current viewing window across the waveforms. The point you click on becomes the new center point of the display. The magnification does not change.

#### Full Fit

Clicking in the window fills the display with the full time span of the displayed waveforms. Two options are then available:

- Click at a location you want to see in more detail. This returns the window to the previous magnification and pans the view to the selected point.
- Drag the mouse to form a box around the area you want to zoom in on. The magnification is adjusted to display that area.

## Scroll Bars

The horizontal scroll bar under the waveform display positions the time scale. The vertical scroll bar controls the position within the set of visible waveforms.

## Moving the Query Cursor

Several commands from the Jump menu move the query cursor.

#### Tick Left, Tick Right

Move the cursor left and right by one small tick mark. They are useful for slowly scanning a waveform or for accurately positioning the cursor at an event. The time represented by one small tick mark changes as the scale is changed with the **View** commands.

#### 10 Left, 10 Right

Move the query cursor to the left or right by one large tick mark (equal to 10 small tick marks). The time represented by a large tick mark changes as the scale is changed with the **View** commands.

#### Time=0, Time=End

Jumps to the beginning or end of the waveform.

#### To Marker

Jumps to the current marker position.

#### To Time

The display is centered on a time you specify.

## Next Change

Jumps to the next change in signal polarity.

#### **Next Trigger**

Jumps to the next trigger point.

## Jumping to Events

Events are logic-level changes. A change in any signal in a bus is considered an event on that bus. Timing measurements are usually made between events.

Several commands in the Waveform Viewer make it easier to find events and align the cursor to events. These commands are especially helpful when the display is "zoomed out" and the resolution is too low to accurately position the cursor.

The **Jump**  $\Rightarrow$  **Next Change** command moves the query cursor to the next event on the selected waveform. It is commonly used to measure the time difference from one event to another.

- 1. Position the query cursor on the waveform with the first event, *before* the first event.
- 2. Move the query cursor to the first event by selecting the **Next Change** command. This positions the cursor exactly at the first event.
- 3. Execute the **Place Marker** command to set the marker at the first event.
- 4. Position the query cursor on the waveform containing the second event, *before* the second event.
- 5. Move the cursor to the second event by selecting the **Next Change** command. The time difference between the two events is displayed on the prompt line.

This procedure works the same way with the **Jump**  $\Rightarrow$  **Next Trigger** command.

## Triggers

A trigger is an event that meets some specified criterion. The signal conditions used to define a trigger in the Waveform Viewer are:

- High
- Low
- Unknown
- Don't care
- High-Z
- Change
- Positive Edge
- Negative Edge

The **Set Trigger** command lets you apply any of the above conditions to one or more waveforms. A trigger event occurs when all the conditions on all the waveforms are met. You can locate a highly specific event by applying these criteria to several waveforms.

The **Next Trigger** command advances the query cursor to the next defined trigger event. If there is no trigger event, the cursor advances to the end of the waveform display (**Time=End**).

# **Analysis Techniques**

This section explains the waveform-analysis commands. You might find it easier to use their accelerator keys than to select them from the menus.

## **Logic Level and Time Measurements**

To measure logic levels and times on a waveform:

- 1. Select **Object**  $\Rightarrow$  **Query**. A query cursor appears on the screen.
- 2. Click on the waveform you want to query. A vertical line passes through the point you clicked on and the selected signal is highlighted in the name field.

The prompt line displays the time and logic level at the cursor position. If the selected signal is a bus, the logic levels of the bus signals are displayed as a single numerical value in which each binary digit represents the logic level of one of the bus signals.

To measure the time difference between two events:

- 1. Move the query cursor to the first event.
- 2. Set the marker at this location with the Place Marker command.
- 3. Move the query cursor to the second event. The relative time between these two events is shown on the prompt line under the heading 'Delta'.

## Interaction with the Hierarchy Navigator

The **Find Item** command from the Hierarchy Navigator locates the part of the circuit driving a particular waveform. The Navigator automatically displays the appropriate schematic. The net associated with the waveform is highlighted.

This command is useful when you find an interesting event in the waveform display and want to locate the source of the event on the schematic. The **Find Item** command works only with the Hierarchy Navigator.

The **Query** command highlights the net associated with the currently selected waveform. If the query window in the Hierarchy Navigator is already open, its contents change to reflect the latest net queried with the **Query** command in the Waveform Viewer.

The **Probe Item** command adds waveforms to the Waveform Viewer display when you probe a net in the schematic.

## **Displaying Simulation Values on a Schematic**

The logic values determined during simulation are displayed on the schematic loaded in the Hierarchy Navigator. As the query cursor is clicked at different points along the time line, the logic values on the schematic change to those for that simulation time. All logic values are displayed and updated, not just those for waveforms in the Waveform Viewer's display.

The logic values are displayed on the schematic in two ways:

- A small colored square is attached to any probed symbol nodes on the schematic. The color of the square indicates the logic value. (The default value is yellow for High, blue for Low, red for Don't care and grey for High-Z. The colors can be changed with the **Options** ⇒ **Color** in the Hierarchy Navigator.) These colored squares are useful when the schematic is displayed at a low magnification and the text is too small to be read.
- Inside the small colored square is the text representation of the logic value. The text value is 0, 1, X (don't care), Z (high impedance), U (unknown), or the value of a bus.

## **View Report**

The **File**  $\Rightarrow$  **View Report** command reads error information from a .haz file and displays the errors interactively in a list box, one error per line. Clicking left on a line moves the waveform display to the corresponding error. If **View Report** is used with the Hierarchy Navigator, the schematic is displayed and the pin driving the net with the problem is highlighted.

# **Saving and Printing Waveforms**

# **Saving Waveforms**

After completing a waveform analysis, you can save the Waveform Viewer configuration using the **Save** and **Save As** commands. The information saved consists of:

- Waveform names displayed
- Trigger conditions

# **Printing Waveforms**

The **File**  $\Rightarrow$  **Print** command prints the waveform display. The Print Waveforms dialog box (Figure 3-3) is displayed with the following controls:

🚯 Print Waveforms 🛛 🛛 🔀		
<u>S</u> tart Time: 0.0 ns		
End Time: 1.0 ns		
Time Scale: 0.1 ns/inch		
Number of Pages: 1		
Width of Names: 1.50 inches		
Print Names On All Pages		
Print		

Figure 3-3. Print Waveforms Dialog Box

## Start Time

Simulation time at which the plot is to begin.

## End Time

Simulation time at which the plot is to finish.

#### Time Scale

Scale of plot in nanoseconds per inch. Changing the time scale changes the number of pages required to display the waveform.

## Number of Pages

Number of pages to plot the waveforms. The time scale is automatically adjusted to fill the specified number of pages.

#### Width of Names

Waveform names are shown in a vertical strip along the left hand edge of the page. This parameter determines the width of this strip.

## **Print Names On All Pages**

The Names strip is printed on every page if the Print Names On All Pages check box is marked. Otherwise only the first sheet displays the names of waveforms, and there is more display space on the following sheets.

#### Print

Sends the plot to the printer, using the current settings.

If you decide not to print, double-click on the **System** button at the upper-left corner of the dialog box to close the box.

The Waveform Editor lets you create the stimulus graphically by clicking and dragging with the mouse. You see exactly what each waveform will look like, as well as its timing relationship to all the other waveforms.

This chapter contains the following sections:

- Running the Waveform Editor
- Creating waveform stimulus
- Displaying the signal names
- Drawing the waveforms
- Exporting the stimulus file
- The Waveform Editor configuration

# **Running the Waveform Editor**

You can run the Waveform Editor from the ispDesignExpert Project Navigator, or from the Simulator Control Panel.

# Running the Waveform Editor from the Project Navigator

There are three ways of running the Waveform Editor from the Project Navigator:

- Double-click on a .wdl file in the Sources window.
- Select the Window  $\Rightarrow$  Waveform Editor command.
- Select the **Source** ⇒ **New** command. The New Source dialog box (Figure 4-1) pops up.

New Source	×
<u>N</u> ew: ABEL Test Vectors ABEL-HDL Module Schematic User Document Verilog Test Fixture VHDL Test Bench Waveform Stimulus	OK Cancel <u>H</u> elp

Figure 4-1. New Source Dialog Box

In the New field, choose Waveform Stimulus and click **OK**. The Associate Waveform Stimulus dialog box is displayed. In the Associate With field, select a design and click **OK**. The Waveform Editing Tool - SimCP (untitled) appears with a New Waveform Stimulus dialog box (Figure 4-2). Type a name in the WDL File Name edit box and click **OK**. The Waveform Editing Tool - SimCP is displayed with the given name.

New Waveform Stimulus			
WDL File Name	ОК		
clocktop	Cancel		

Figure 4-2.	New	Waveform	Stimulus	Dialog	Box
-------------	-----	----------	----------	--------	-----

# **Running the Waveform Editor from the Simulator Control Panel**

Running Functional Simulation or Timing Simulation displays the Simulator Control Panel. Selecting the **Tools**  $\Rightarrow$  **Waveform Editor** command or double-clicking the Waveform Editor icon from the toolbar of the Simulator Control Panel window launches the Waveform Editing Tool - SimCP.

# **Creating Waveform Stimulus**

Once you have completed your design (or a module of the design), you will want to test it to confirm that it behaves the way you expect it to. Simulation requires a test stimulus file that specifies the input waveforms.

There are three basic steps in creating a stimulus file with the Waveform Editor:

- 1. Select the signals you want to define stimuli for.
- 2. Draw the stimulus for each input.
- 3. Export the waveform information to a stimulus file.

Each of these steps is covered in a section of this chapter.

*NOTE* If you are using the Project Navigator, the Waveform Export step is performed automatically.

# **Displaying the Signal Names**

Before you can create the stimulus waveforms, you must first display the names of the I/O markers the stimuli will be applied to.

## **Adding New Waveform Names**

If you want to add new waves, you must enter the signal names manually.

 Select the Edit ⇒ New Wave command. The Add New Wave dialog box (Figure 4-3) is displayed.

🛃 Add New Wave	×
Polarity: O Input O Iest Pt	
O <u>B</u> idir O <u>G</u> lobal ● <u>O</u> utput O <u>P</u> attern	Add
output1	

Figure 4-3. Add New Wave Dialog Box

- 2. Choose the type or polarity by checking one of the radio buttons.
- 3. Click within the edit box and enter the signal name you want.
- 4. Press Enter or click Add to add the name to the name window.

You can create a bus name by adding a bit range to the name (for example, a[0:2], which consists of sub-waveforms a[0], a[1] and a[2]). You can also create a bus named a, b, c, d. Its sub-waveforms are a, b, c, and d.

The Add New Wave dialog box remains open so you can continue to add names. The name(s) is also added to the Patterns list box in the Show Patterns dialog box (Figure 4-5).

A NOTE	In a hierarchical design, the names can include hierarchical information, such as D^B1_G0. Any name you enter must include the full hierarchical path for that name. If it does not, the simulator will not be able to apply the stimulus. It is easier to run the Waveform Editor with the Hierarchy Navigator and let the Navigator provide the list of names.
	There is no warning if you neglect to add an input node to the list. Before running the simulator, be sure you have defined all inputs (and other nodes) that need to be defined.

# **Adding Test Points**

You can also add internal nodes (that is, nets that do not have external connections or I/O markers) to the name window. These internal nodes are called Test Points.

One way to add them is with the Add New Wave dialog box, as described in the preceding section. Check the **Test Point** radio button before you enter the name. (If the names for the I/O markers include hierarchical information, you must also include this information for a Test Point.)

To add a Test Point in the Hierarchy Navigator:

- 1. Select the **Probe Item** command from the **Tools** menu of the Hierarchy Navigator.
- 2. Click on the internal node you want to add to the name list.
- 3. A dialog box displays the node name and prompts you to add this "Undefined Pattern" to the list. Click **Yes** to add it.

You can also add inputs or outputs this way by clicking on them. They are added directly to the name list, without the dialog box prompt. When you add inputs or nodes by clicking in the Hierarchy Navigator, the Waveform Editor switches to Query mode. (You will see the letter Q added to the cursor.)

#### **Using Test Points**

Test points can be used to "force" internal nodes to specific values during the simulation. However, not all simulators support this function. Check your simulator's documentation to see if you can define arbitrary values for internal nodes.

## **Importing Signal Names**

To import a signal name from a .naf file:

- 1. Select the **Import Wave** command. The Import dialog box appears.
- 2. Click the **Browse** button at the left bottom of the Import dialog box. The Import Naf File dialog box is displayed
- 3. In the Import Naf File dialog box, select a .naf file and click **Import**. All the signals contained in the .naf file are listed in the left field of the Import dialog box (Figure 4-4).

Import			×
🔽 Input	CLKPULSE FAST HOLD HOLDSEC	Add	HZ1
Cutput	HZI HZ8 HZ16 HZ128 RSTCLK SLOW	Delete	
🔽 Global	565	Add All	
🔽 Test Pt		Clear	
Brow	se	Cancel	Show

Figure 4-4. Import Dialog Box

A NOTE If you cannot find a desired .naf file, open the corresponding source in the Text Editor (if it is an HDL source) or the Schematic Editor (if it is a schematic source). Make a modification to that source, which will not change its original functionality. For example, add a space at the end of an HDL file, or add a wire to a schematic file and then remove the wire. Save the modified source file. Then you will be able to find the relevant .naf file.

- 4. Click Add to add the desired signal(s) to the right field.
- 5. Click **Show**, the name(s) of the signal(s) in the right field is added to the Waveform Editor.

**NOTE** If the .naf file associated with the current .wdl file is in the current directory, it will automatically be loaded in the left field of the Import dialog box.

# **Selecting Signal Names to Display**

To display the names you want, select the **Edit**  $\Rightarrow$  **Show** command. The Waveform Editor displays the Show Patterns dialog box (Figure 4-5).



Figure 4-5. Show Patterns Dialog Box

By default, all Nodes and Patterns are listed. You can narrow the list by clearing one or more of the check boxes to the left of the list. If you are creating only input stimuli, you would probably check only the Input and Bidir check boxes. Test point signals are intermediate signals that do not directly connect to a primary input or output of the circuit. Reference signals can be displayed but not edited, and are created by display commands such as **Edit**  $\Rightarrow$  **Expand Bus**. For example, click the bus x[3:0] in the name window, then select **Expand Bus**. Its reference signals x[3], x[2], x[1], and x[0] are added to the display.

## To add signal names to the display:

Click on any name, then the **Show** button, to add the name to the display. You can also select more than one name at time in the following ways:

- Click on a name and drag the mouse to select names above or below.
- Click on a name, then hold down Shift and click on a second name to select all the names between.
- Hold down **Ctrl** and click to select (or deselect) individual names.

In the display, a letter next to the name indicates its type: I for input, O for output, T for test point, and so on

You can also add a net or bus name by clicking on it in the Hierarchy Navigator. This is explained in <u>"Adding Test Points" on page 84</u>.

# **Hiding and Restoring Waveforms**

If you decide you do not want to display a particular name (and its waveform), you can temporarily hide it from the main window.

To hide a waveform:

- 1. Click on the name to select it. The name is highlighted with gray diagonal lines. To select more than one name in the main window, click on a name that is not highlighted. Then drag the mouse to select names above or below the first name.
- Select the Edit ⇒ Hide command. The Hide command removes all the highlighted names and their waveforms.

To deselect all the currently selected names, click in the waveform section of the main window anywhere below the waveforms.

Hiding the name and its waveform does not remove it from the Waveform Editor database. You can restore it at any time with the **Show** command.

To show a hidden waveform:

- 1. Select the **Edit**  $\Rightarrow$  **Show** command. The Show Patterns dialog box is displayed.
- 2. In the Patterns list box, click on the name you want to show.
- 3. Click the **Show** button.

To remove a waveform from the display and the internal database:

 Select the Edit ⇒ Remove command. The Remove Patterns dialog box (Figure 4-6) is displayed.



Figure 4-6. Remove Patterns Dialog Box

- 2. In the Patterns list box, click on the name you want to remove.
- 3. Click the **Remove** button.

Before you can delete a waveform, you must delete its reference waveform(s), if there is any. For example, if you expand the bus q[2:1] to sub-waveforms q[2] and q[1] and the sub-waveforms are references, you must delete q[2] and q[1], then you can delete q[2:1]. If a waveform q[2] is created before bus q[2:1], q[2:1] is a reference. You must first delete q[2:1], then you can delete q[2].

NOTE You cannot delete a Pattern if the Pattern is currently inserted in one of the waveforms. The **Remove** button is disabled.

# **Drawing the Waveforms**

## **Edit and Query Modes**

The Waveform Editor has two operating modes, Edit and Query. Edit is the default mode. The Query mode is used when you cross probe with the Hierarchy Navigator, and when you view time and logic values in the Waveform Editor.

Before you can draw or modify waveforms, the Waveform Editor must be in Edit mode. You can tell which mode is active by looking at the cursor. The Edit cursor is a "squiggly" vertical line. The Query cursor is the same curved line with the letter Q next to it.

To change modes:

Select **Object**  $\Rightarrow$  **Edit Mode** or **Object**  $\Rightarrow$  **Query Mode**. When you switch to Edit mode, the Toolbox is displayed (if it was not previously displayed). The Toolbox is explained later in this section.

## **Simulation Timing Values**

Before drawing the waveforms, you may need to enter timing information for the simulation. This is done through the **Options**  $\Rightarrow$  **Timing Options** command. A full description of the process appears in the <u>"Timing Options" on page 100</u> of this chapter.

## **Creating Waveforms**

A special dialog box lets you edit the waveform to get it exactly the way you want it. The Toolbox is always displayed in Edit mode, unless you explicitly close it. You draw waveforms in the right hand side of the main window.

To create a waveform:

- Be sure you are in Edit mode. If you are in Edit mode, but the Toolbox is not displayed, select the **Object** ⇒ **Edit Mode** command.
- 2. Click on the name you want to create a waveform for. The name is highlighted with light gray diagonal lines.
- 3. Move the mouse to the waveform section of the window and click where you want the first Transition. (You must click in the area next to the highlighted name.) A line is drawn showing the first section (called a Pulse) of the waveform.

For single-bit signals, the default state of the first pulse is always High. (Refer to <u>"Editing Waveforms" on page 90</u> for changing the state of a pulse.)

- 4. Click again to create the second Transition. The pulse drawn has the opposite state of the first pulse.
- 5. Continue clicking to complete the waveform.

NOTE The View commands allow you to zoom in and zoom out on the waveforms, to view them in more or less detail. If you zoom out so far that the Waveform Editor cannot display the Transitions of the waveform, the waveform is replaced with a "hatching" of diagonal lines to warn you. Use the **Zoom In** command to switch to a higher magnification.

## **Editing Waveforms**

The Waveform Editor Toolbox (Figure 4-7 and Figure 4-8) gives you complete control over the state and duration of each pulse. Creating or editing waveforms with the Toolbox allows you to be more precise. The state is shown in the States edit box, the duration in the Duration edit box.

🚮 Selected I	Bit Pulse = High	×
States:		
Low	Duration: 55,320 ns	
Don't care	Value:	
High-Z	Scale:	
1	Repeat: 🗖 Fo	rever



🚯 Selected Bus Pulse = 01 🛛 🛛 🗙		
States:		
Set Value	Duration: 66,500 ps	
High-Z	Value: 1	
	Scale:	
	Repeat: 🔽 🗖 Fo	orever



#### **Setting State and Duration**

To change the state of a pulse:

- Click on the desired state in the States list box.
- Or press Tab to move the focus to the States box, then press the UP or DOWN arrows to select a state.
- Or enter the state in the States list box.

Changing a pulse from Low to High or High to Low effectively merges pulses of either side, since it now has the same value as the pulses on either side.

To change the duration of a pulse:

Click in the Duration edit box and enter a time.

#### **Bus Pulses**

Bus waveform pulses are shown as elongated hexagons. Bus pulses can have any value that can be represented by the number of bits in the bus. For example, any pulse in an eight-bit bus waveform can be assigned a value between 0 and 255.

Bus pulses are given default values, in sequential order: 0, 1, 2, 3, and so on. You can change any of these values at any time. Click on the bus pulse to which you want to assign a new value, then enter the new value in the Value edit box. You can also set either of the two states—High-Z and Don't care—by clicking on the desired state in the States list box. The same state will be assigned to the single bit of the bus when the bus is expanded.

The format for bus value display and entry is set in the Display Options dialog box from the **Options** menu. If the number you entered is not displayed correctly, be sure you are entering it in the currently-selected Bus Radix format.

#### **Selecting Pulses**

Click anywhere within a pulse to select it. The pulse is marked with thick black lines above and below it.

The values of the pulse's parameters are displayed in the Toolbox. (Each pulse you create is automatically selected until you create another pulse or select a different pulse.)

A single click selects a single pulse. Successive clicks on the same pulse select more and more of the waveform. If the waveform consists of nothing but pulses (that is, it contains no Patterns), a second click selects the entire waveform. If the pulse is within a Pattern, the second click selects the full Pattern. This "hierarchical" selection process is repeated with each click, until the entire waveform is selected.

#### **Adding Pulses**

You may sometimes decide that a single pulse should be divided into two shorter pulses. Or perhaps you need to add a pulse to a section of the waveform that is currently at logic level 0.

#### To add a pulse:

Click and drag the mouse within the pulse. (Do not drag the mouse over the Transitions at either end.) The dragged region is converted to the opposite polarity.

- If the pulse was originally high, the dragged area will go low and the original pulse will become two pulses.
- If the pulse was low, the dragged area will go high and a new pulse will be added.

In either case, the total length of the waveform is not changed. The dragged section remains selected, and you can modify its length or starting time as required.

#### **Selecting Spans**

You are not limited to selecting discrete pulses or groups of pulses. You can also select any arbitrary section of the waveform, called a Span, by dragging the cursor across the waveform. There are, however, limitations to this selection mode:

- The selected Span must fall completely outside a pattern, or completely within a Pattern. It cannot be a mixture of Pattern and non-Pattern.
- You must drag the cursor across at least one Transition. If you drag only within a pulse, you will alter the duration or starting time of pulse.

#### Graphically Changing the Length of a Pulse

To change the length of a pulse graphically:

- 1. Click on the pulse you want to lengthen or shorten.
- 2. Click on the pulse a second time and hold the mouse button down. The black bars around the pulse change to dotted lines.
- 3. Drag the mouse left or right to change the length of the pulse.
  - If you select the last pulse in a waveform, dragging changes the length of that pulse and extends the waveform.
  - If you select the left side of a pulse within the waveform, dragging alters the start time of the Transition at the beginning of that pulse. The preceding pulse is lengthened and the selected pulse shortened (vice versa). The total length of both pulses (and of the complete waveform) does not change.
  - If you select the right side of a pulse within the waveform, dragging alters the end time of the Transition at the end of that pulse. The selected pulse is lengthened and the following pulse shortened (vice versa). The total length of both pulses (and of the complete waveform) does not change.
  - If you press and hold **Shift** before you click on the left side of a pulse, dragging changes the length of the preceding pulse. The selected pulse is moved to accommodate the lengthened or shortened pulse. Use this mode to adjust a pulse without changing anything else in the waveform.
  - If you press and hold **Shift** before you click on the right side of a pulse, dragging changes the length of the selected pulse. Any pulses to the right of the selected pulse are moved to accommodate the lengthened or shortened pulse. Use this mode to adjust a pulse without changing anything else in the waveform.

A NOTE Pulses always have a length that is an integral multiple of the Time Units selected in the Timing Options dialog box.

#### Changing the Offset of a Waveform

You can drag a waveform to the right to add an offset at the beginning of the waveform.

- 1. Click on the waveform as many times as necessary to select the entire waveform.
- 2. Press and hold the **Shift** key.
- 3. Click on the waveform and drag it to the right. A logic low region, shown in dotted lines, is added at the beginning of the waveform.
- 4. Release the mouse button when the offset is the length you want.

This added offset region delays the start of the waveform. This new region is not a pulse and cannot be selected or edited. To remove it or change its length, repeat steps 1 through 4 above. You can also change the length of the offset by editing the Offset value for this waveform in the Node Parameters dialog box.

You cannot add an offset at the beginning of a Pattern.

#### **Creating and Using Patterns**

You may find yourself drawing the same waveform over and over again. The Waveform Editor allows you to name and define arbitrary waveforms, called Patterns, which you can add to or insert in any other waveform. When you edit the pattern waveform, all waveforms that use that pattern change.

Patterns normally represent single-bit data. You can create a bus Pattern by adding a bit range to the name, as shown below:

\$buspat[7:0]

Bus Patterns cannot be added to single-bit waveforms, or vice versa. Also, the number of bits in a bus Pattern must match the number of bits in the bus waveform to which it is added.

#### **Creating Patterns**

*To create a pattern:* 

 Select the Edit ⇒ New Wave command. The Add New Wave dialog box (Figure 4-9) is displayed.

🚮 Add New Wave 👘	×
Polarity: C_Input C_Iest Pt C_Bidir C_Global C_Output ⊙_Pattern	Add
]\$c	

Figure 4-9. Add New Wave Dialog Box

- 2. Check the **Pattern** radio button.
- 3. Type a name for the Pattern in the edit box. The name should begin with a dollar sign (\$). If you do not include a dollar sign, the Waveform Editor automatically adds one.
- 4. Click Add to add the Pattern's name to the name window.

The dialog box remains open so you can continue to add Pattern names without having to reselect the command.

You can now draw a waveform for this Pattern. Once the Pattern is drawn, you can add it to a waveform or another pattern.

## **Inserting Patterns**

To add a pattern to a waveform or another pattern:

- 1. Click on the Transition where you want to insert the Pattern. Or click on the pulse you want the Pattern to replace.
- 2. Select the **Edit**  $\Rightarrow$  **Insert Pattern** command. The Insert Pattern dialog box (Figure 4-10) is displayed.
- 3. In the Patterns list box, click on the name of the Pattern you want to use.
- 4. Click Insert to insert it.

🚮 Insert Pat	tern	х
Patterns: \$ab \$c		
	Insert	

Figure 4-10. Insert Pattern Dialog Box

NOTE You can also use the **Copy** command to copy a Pattern to the clipboard, then use the **Paste** command to insert it in another waveform. The Pattern, however, is inserted only as a series of pulses, and loses its identity as a Pattern.

#### **Hierarchical Patterns**

Patterns can be defined hierarchically. That is, one Pattern can contain other Patterns, which themselves include other Patterns, and so on. This feature makes it possible to build complex Patterns from simpler "building block" Patterns.

A NOTE Hierarchical Patterns cannot be defined recursively. That is, you cannot add a copy of a Pattern to itself.

#### **Editing Patterns**

You edit patterns the same way as waveforms. When you change a Pattern, all the waveforms containing it change.

You can edit either the Pattern itself, or an instance of that Pattern in another waveform ("in-place" editing). If you edit the instance, the original pattern is also modified. All changes are shown immediately on the screen.

NOTE You can do "in-place" editing only if the waveform of the Pattern is displayed (rather than a rectangle). The Pattern Waveforms checkbox in the Display Options dialog box must be marked (or the Pattern Names checkbox must be unmarked).

#### **Scaling Patterns and Waveforms**

To make any pattern, span, or an entire waveform longer by scaling it:

- 1. Select the pattern, span, or waveform you want to scale.
- 2. Click the Scale edit box in the Waveform Editor Toolbox (Figure 4-11).
- Enter any whole number larger than 1. The length of the selection will be multiplied by this value. (A span is multiplied only if it is not part of a Repeat Forever waveform.)
- 4. Press Enter to see the change.

📝 Waveform Edi	ting Tool - SimCP -	<untitled>*</untitled>	
<u>F</u> ile <u>E</u> dit <u>V</u> iew	O <u>bj</u> ect <u>T</u> ools <u>O</u> ptior	ns <u>J</u> ump <u>H</u> elp	
3,000 ps	0 . <u>™</u>	100,	,000 
a[1:0] 1	01	0	1
\$a[1:0] P	01	$\supset$	
		States:	attern \$a[1:0] 🛛 🗙
			Duration: Value:
			Scale: 2
			Repeat: 1 🗖 Forever
<b>▲</b>	•		▼
lime = 169,500	ps - Bus = 01		

Figure 4-11. Waveform Editor Toolbox

If a complete waveform contains a pattern, that pattern is scaled along with the rest of the waveform. (The original definition of the pattern is unaffected by the scaling.)

## **Repeating Patterns and Waveforms**

To repeat any pattern or an entire waveform:

- 1. Select the pattern or waveform you want to repeat. You can also drag to select any arbitrary section of a waveform (except sections that are part pulse, part pattern).
- 2. Click the Repeat edit box in the Toolbox.
- 3. Enter any whole number larger than 1 for the number of times you want the pattern, waveform, or selection repeated.
- 4. If you want a waveform to be repeated indefinitely, mark the Forever check box. You can only repeat forever selections and pulses at the end of a waveform. Patterns and selections cannot be repeated indefinitely. The Forever check box is disabled for these items.
- 5. Press Enter to see the change.

## **Deleting, Cutting, Copying, and Pasting Waveforms**

Any part of a waveform that can be selected (pulses, spans, or the entire waveform) can be deleted, or cut or copied to the clipboard.

To delete, cut, or copy part of a waveform:

- 1. Select the part of the waveform you want to delete or copy.
- Select the Edit ⇒ Delete command to remove the selected region. The deleted data will not be copied to the clipboard. Or select either the Edit ⇒ Cut or Edit ⇒ Copy command. The Cut command deletes the region and copies it to the clipboard. The Copy command copies it to the clipboard without deleting it.

To paste the copied data into the current waveform:

- 1. Select the point where you wish to paste the data. If you select a Transition, the data is inserted at that point. If you select a pulse or span, the data replaces the selection.
- 2. Select the **Edit**  $\Rightarrow$  **Paste** command.

## **Saving Changes**

The first time you use the **File**  $\Rightarrow$  **Save** command, the Waveform Editor creates two files, *design.wet* and *design.wdl*. The .wet file contains the names of the nodes or signals you have created waveforms for. The .wdl file contains the waveforms themselves, in WDL (Waveform Description Language) format. You can use the **Save As** command to save files under a different base name, to create multiple stimulus files for a single project.

Xoustian Anticipation of the same and the specified time interval and the file will be deleted if the Waveform Editor exits normally. This does not conflict with the Save or Save As command.)

# **Exporting the Stimulus File**

After you have created the waveforms, create a stimulus file for simulation. The Waveform Editor database is translated into the stimulus format of the target simulator and written to the appropriate files.

# **Using the Export Command**

You can export a .wdl file to another text stimulus file, either a Verilog test fixture file (.tf) or a VHDL test bench file (.vht or .tb). Select the **File**  $\Rightarrow$  **Export** command. The WET Export dialog box (Figure 4-12) prompts.

WET Expor	t	×
Input File: Output File:	D:\ispTOOLS\ispsys\examples\ispL D:\ispTOOLS\ispsys\examples\ispL	Browse
Export Si C vht C tb	Export	Cancel

Figure 4-12. WET Export Dailog Box

- 1. Click the upper **Browse** button to select an input .wdl file to open.
- 2. In the Export Style field, check the desired radio button to specify the output file extension.
- 3. Click Export.

Output file has the default name as the input file. Its file extension varies with the Export style you choose.

# **Changing the Waveforms for Exporting**

You can change the waveforms for exporting using the Waveform Editor. The direct conversion of the waveforms to the appropriate stimulus file format is usually all you need.

To change the node parameters:

Select the **Edit**  $\Rightarrow$  **Node Parameters** command. The Waveform Editor displays the dialog box shown in Figure 4-13.

Figure 4-13. Node Parameters Dialog Box

Before you can modify a node, you must highlight its name in the Nodes list box.

#### **Selecting Nodes**

To select nodes:

- Drag the cursor across two or more names in the Nodes list box.
- Or select one name in the Nodes list box, then press Shift while selecting a second name. The range of names between is highlighted.
- Or hold down Ctrl, then click in the Nodes list box to select (or deselect) individual names.

When more than one node is selected, any changes you make apply to all selected nodes.

#### **Changing Polarity**

The Polarity radio buttons let you change the signal polarity of a node in the stimulus file. (The schematic is not altered.) This feature is most often used to change Bidirectional nodes to Input nodes. Most simulators do not accept stimulus data for Bidirectional nodes, which must be redefined as Inputs.

To change the polarity of a node:

- 1. Select Edit  $\Rightarrow$  Node Parameters.
- 2. Highlight the node in the Nodes list box.
- 3. Click the radio button for the desired Polarity.

## **Changing Offset**

The Offset edit box lets you retard every Transition in a waveform by the amount of time entered. In this way, all the Transitions in the waveforms do not occur at exactly the same time. Only positive values (delays) can be entered.

You generally apply Offsets only to selected waveforms. If you offset all of the waveforms in the stimulus set, you have no net offset.

# **Waveform Editor Configuration**

The Waveform Editor has several configuration variables. These variables can be modified using the Timing Options dialog box and Display Options dialog box. The following sections explain these variables.

# **Timing Options**

Before drawing the waveforms, you may need to enter timing information for the simulation. Select the **Options**  $\Rightarrow$  **Timing Options** command. The Timing Options dialog box (Figure 4-14) is displayed.

🚮 Timin	Options	X
<u>⊺</u> ime u	its — —	_
0 1.0	O ms	:
• 0.1	💿 us	
0.0	O ns	
0.0	11 O ps	
<u>S</u> a	e As Defau	lts

Figure 4-14. Timing Options Dialog Box

## **Time Units**

The Time Units radio buttons select the time interval for the simulation database. In the simulation stimulus file, stimulus values are specified at intervals of this Time Unit.

All stimulus events occur at, and have lengths of, integral multiples of the Time Units. This feature makes it easier to draw waveforms, because all Transitions are automatically forced to occur at multiples of the Time Units.

# **Display Options**

The Display Options dialog box (Figure 4-15) lets you control the appearance of the waveform display.



Figure 4-15. Display Options Dialog Box

The Pattern Names box and Pattern Waveforms box control the display of Patterns. When only the Pattern Names box is checked, Patterns are displayed as featureless boxes with their names written inside. Clicking on a Pattern selects the entire Pattern, not just one of its pulses.

When both the Pattern Names and Pattern Waveforms boxes are checked, the Pattern's waveform is also displayed within the box. You can select any pulse in a Pattern by clicking on it.

When neither the Pattern Names or Pattern Waveforms box is checked, Patterns are displayed simply as waveforms, without any box or name to indicate they are Patterns.

You cannot check only the Pattern Waveforms box. The Pattern Names box must be checked before the Pattern Waveforms box can be checked.

- When the Guidelines box is checked, the waveforms are drawn with dotted lines separating them. These lines make it easier to see which waveform you are about to select before you click.
- Bus Radix is displayed with four radio buttons, one for each radix: Binary, Octal, Decimal, and Hexadecimal. Checking one of the radio buttons changes the bus radix and waveform display characteristics.

The ispDesignExpert provides two timing analyzers for different designs. The Performance Analyst is the timing analyzer for MACH designs, while the ispEXPERT Timing Analyzer is the timing analyzer for ispLSI designs.

The timing analysis by the Performance Analyst is the process of verifying circuit timing by totaling the propagation delays along paths between clocked or combinational elements in a circuit. It can determine and report timing data such as the critical path, setup/hold time requirements, and the maximum frequency.

The ispEXPERT Timing Analyzer provides accurate pin-to-pin timing information for your design. The Timing Analyzer calculates maximum clock frequency, chip boundary setup and hold requirements, Tpd and Tco path delays, GLB boundary delays, and performs path enumeration.

This chapter covers information on the following topics:

- Performance Analyst
  - Timing model
  - The analysis types supported by the Performance Analyst
  - Path tracing rules and options
  - Running static timing analysis in Performance Analyst graphic user interface (GUI) mode
  - Running static timing analysis in batch mode
- ispEXPERT Timing Analyzer
  - Timing analysis overview
  - Running the Timing Analyzer
  - Timing Analyzer Report Files
  - Timing Explorer
  - Running the Timing Analyzer from the command line

# **Performance Analyst**

The Performance Analyst is a static timing analysis tool that enables a user to quickly determine the performance of designs implemented in MACH devices.

Worst case signal delays are reported in a graphical spreadsheet format that can be filtered by the user to verify the speed of critical paths and identify performance bottlenecks.

## **Overview**

The Performance Analyst traces each logical path in the design and calculates the path delays using the device's timing model and worst case AC specifications supplied in the device data sheet.

The Performance Analyst performs six distinct analysis types: fMAX, tSU, tPD, tCO, tOE and tCOE. Timing threshold filter, source and destination filter, and path filter can be used to independently fine-tune each analysis.

The timing analysis results are displayed in a graphical spreadsheet with source signals displayed on the vertical axis and destination signals displayed on the horizontal axis. The worst case delay value is displayed in a spreadsheet cell if there is at least one delay path between the source and destination. Path delay details are obtained by placing the mouse cursor on the cell and double-clicking the left mouse button. This allows users to easily identify performance bottlenecks.

## **Timing Model**

Figure 5-1 is a timing model for a MACH4 device.



Figure 5-1. MACH4 Timing Model

## **Analysis Types**

There are six types of analysis you can perform using the Performance Analyst. The following sections describe these types.

#### fMAX

**Maximum Clock Operating Frequency** – The fMAX path trace analysis reports the worst-case fMAX (maximum clock operating frequency) for each clock in the design. fMAX is equal to the reciprocal of the worst case register-to-register delay.

The Performance Analyst reports all register-to-register delays in a spreadsheet format with clock sources displayed. You can specify which clocks the Performance Analyst reports in the spreadsheet, and whether tracing is enabled through all tracing paths. When there are no register paths in the design, the Start button is disabled and the spreadsheet is empty.

The Performance Analyst does not attempt to report external fMAX because it cannot make assumptions about the arrival time of signals driving MACH device inputs, and the tSU of devices driven by MACH device outputs.

#### **Default fMAX Path Trace**

The default fMAX path starts at the source register clock input and traces through the clock-to-output path of the register, through any number of levels of combinatorial logic (through internal feedback only), to the D, T, or CE inputs of the destination register, including destination register setup time (tSU).



Figure 5-2. Default Register-to-Register Delay Path Tracing

The Performance Analyst assumes that the same clock signal and the same edge of the clock signal clock the source and destination registers. However, delays are calculated when the source and destination registers are clocked by two clock signals or by different edges of the same clock signal. In the first case, the delay obtained is actually the setup time of the destination register through the clock-to-output path of the source register. In the second case, the actually fMAX will be half of what is calculated by the tool.

#### tSU

**Setup Time** – The tSU path trace analysis reports setup and hold time for data and clock enable signals with respect to a clock edge, or the register recovery time from asynchronous S/R inputs. You can specify whether tracing is checked at the register's D/T, CE or S/R inputs.

#### Default tSU Path Trace

This data path starts at an input pin and then traces through any number of levels of combinatorial logic to the D, T or CE inputs of a register. The internal tSU of the register is added to the delay path. The value of the internal tSU is dependent on the register being clocked by a global clock or product term clock.

The global clock net clock delay is modeled as 0ns for MACH devices, so it is not used in the tSU calculation. The tSU of the register is adjusted for the skew between the global clock and data path.



Figure 5-3. Default tSU Path Tracing

#### Path Endpoints for tSU

```
tSU = (longest_data_path_delay) - (shortest_clock_path_delay) +
(internal_setup_time).
```

```
tHD = (longest_clock_path_delay) - (shortest_data_path_delay) +
(internal_hold_time).
```

For simplicity, in the Timing Analysis spreadsheet, tHD will be shown as a "0" if the calculation is negative, regardless of its value. However, the exact hold time can be observed in the Expanded Delay Path window, which is opened by double clicking on the spreadsheet cell.



Figure 5-4. Tracing tSU at D/T, CE, CLOCK, and S/R

#### **Register D/T Inputs**

Reports tSU / tHD at Register data-input (D/T).

#### **Register CE Inputs**

Reports tSU / tHD at Register Clock Enable (CE).

## **Register Asynch S/R Inputs**

Reports Recovery-time at Register Set/Reset.

#### tPD

**Propagation Delay Time** – The tPD path trace analysis reports input pin to output pin delay of combinatorial signals. You can specify whether reporting is enabled for paths traced through asynchronous register inputs and transparent latches.

#### **Default tPD Path Trace**

This path starts at an input pin and traces through any number of levels of combinatorial logic, through the data path of the output buffer, to the output pin.



Figure 5-5. Default tPD Path Tracing

Design Verification Tools User Manual

#### tCO

**Clocked Output-to-Pin Time** – The tCO path trace analysis reports clock-to-out delay starting from the primary input, going through the clock of flip-flops or gates of latches, and ending at the primary output. You can specify whether reporting is enabled for paths traced through asynchronous register inputs, ripple clocks, or data-input of transparent latch.

#### Default tCO Path Trace

This path starts at an input pin and traces through any number of levels of combinatorial logic to the clock pin of a register. Tracing continues through the clock-to-output path of the register and through any number of levels of combinatorial logic, through the data path of the output buffer to the output pin. Only a single register clock-to-output delay exists in this path.

When tracing an input latch gate to output delays, the path starts at the pin, traces through the gate-to-output path of the latch and through any number of levels of combinatorial logic, through the data path of the output buffer to the output pin. Only a single latch gate-to-output delay exists in this path.

Paths are not reported if they trace through asynchronous register set/reset inputs, ripple clocks, output enable paths, or transparent input latches.



Figure 5-6. Default tCO and tGO Path Tracing

#### tOE

**Output Enable Path Delay** – The tOE path trace analysis reports the input pin-to-output enable path delay starting from the primary input, through the Enable of output buffers, ending at the primary output. You can specify whether reporting is enabled for paths passing through the asynchronous register inputs or data-input of transparent latches.

#### **Default tOE Path Trace**

This path starts from the primary input pin and traces any number of levels of combinatorial logic, through the Enable of output buffers, to the primary output.



Figure 5-7. Default tOE Path Tracing

## tCOE

**Clock to Output Enable Time** – This path trace analysis reports the input clock-to-output enable path delay starting from the primary input, going through the clock of flip-flops or gate of latches, going through the Enable of output buffer, and ending at the primary output. You can specify whether reporting is enabled for paths traced through asynchronous register inputs, ripple clocks, or the data-input of transparent latches.

## Default tCOE Path Tracing

This path starts from the primary input pin and traces through the Register Clock, through any number of levels of combinatorial logic, to the Enable of output buffers.



Figure 5-8. Default tCOE Path Tracing
# **Path Tracing Rules**

The path tracing rules are designed to let you intuitively explore many aspects of the design timing in an obvious fashion. Static timing analysis options let you specify which rules the path tracing routines follow.

# Tracing Enabled through Bidirectional Paths

Figure 5-9 shows an example of fMAX analysis. This path starts at the source register clock input, traces through the clock-to-output path of the register, through any number of levels of combinatorial logic, and through the data input of the output enable buffer to the output pin. Tracing continues through the input pin and through any number of levels of combinatorial logic to the D/T/CE input of the destination register, including the destination register tSU.



Figure 5-9. Tracing Enabled through Bidirectional Paths

# Tracing Enabled through Register Asynch S/R Inputs

When this path type is enabled, paths through register S/R inputs to their Q outputs are treated as combinatorial logic. Figure 5-10 shows an example of tPD analysis.



Figure 5-10. Tracing Enabled through Asynchronous S/R Inputs

## **Tracing Enabled through Transparent Latch D Inputs**

When this path type is enabled, paths through data inputs of transparent latches are reported.



Figure 5-11. Tracing Enabled through Transparent Input Latches

#### **Tracing Enabled through Ripple Clocks**

When this path type is enabled, tCO of registers clocked by ripple clocks are reported.



Figure 5-12. Tracing Enabled through Ripper Clocks

# **Running Static Timing Analysis**

Timing analysis must be run after you have targeted a device. If you have not already run the Fitter, the ispDesignExpert will fit the device automatically when you start the Timing Analysis process.

To start the Performance Analyst:

- 1. Select the target device in the Sources window.
- 2. Double-click Timing Analysis in the Processes window.

The ispDesignExpert Process dialog box appears indicating the progress. Then the Performance Analyst is displayed (Figure 5-13).

Performance Analyst - [Untitled - alarmclk]					_ 🗆 ×
<mark>, _</mark> <u>F</u> ile ⊻iew <u>P</u> references	<u>W</u> ine	dow <u>H</u> elp			<u>_ 8 ×</u>
<b>B B 8</b>					
M5A3-128/74-5VC		des	stination	l (ns)	<b>_</b>
			alrmtime_0D	alrmtime_1D	alrmtir
Speed grade:	S	alrmtime_0C			
.5	о	alrmtime_1C			
	u	alrmtime_2C			
- Analysis	Г	alrmtime_3C			
⊙ fmax O tco	C	cur_time_0C			
Otsu Otoe	е	cur_time_1C			
		cur_time_2C			
Options Run		cur_time_3C			
Disalau (CVC Jay and Mars					
Display (C) C longer (nan		•			Þ
					· · · ·
For Help, press F1					M 11:39:37

Figure 5-13. Performance Analyst Dialog Box

To set options and filters:

- 1. In the Analysis field, select the path analysis report that you want to run. These choices determine the path tracing rules that the Performance Analyst will follow during timing analysis.
- 2. Click **Options** to open the Options dialog box (Figure 5-14).

Options		×
Options		
fMax Options		
Source Registers Excluded	Included almtime_0_C almtime_1_C almtime_2_C almtime_3_C cur_time_0_C cur_time_2_C	Path Tracing Options Tracing enabled through Bidirectional paths Register asynch S/R inputs Iransparent latch D inputs Rigple clocks Path endpoints for tsu
		Begister D/T ipputs
Destination Registe Excluded	Included	Register CE inputs     Register asynch S/R inputs
	Airmtime_0D     airmtime_0D     airmtime_1D     airmtime_2D     airmtime_3D     cur_time_1D     cur_time_1D     cur_time_2D     cur_time_3D	Select Clock
<u>D</u> k	<u>C</u> ancel	Help

Figure 5-14. fMax Options Dialog Box



- 3. In the Source Registers field and Destination Registers field, exclude the items from the list that you do not want to include in the timing analysis.
- 4. In the Path Tracing Options field, select the tracing path and endpoint options you want to use.



5. Click **OK** to close the Options dialog box.

To run timing analysis and evaluate the results:

1. In the Analysis field, click **Run** to start timing analysis. The Performance Analyst calculates the delay paths according to the options you have chosen and displays them in the table (Figure 5-15).

😓 Performance Analyst - Untitle	d - alarmclk			
<u>F</u> ile <u>V</u> iew <u>P</u> references <u>W</u> indow	<u>H</u> elp			
📙 Untitled - alarmclk				_ 🗆 ×
M5A3-128/74-5VC	des	tination	(ns)	-
		alrmtime_0D	alrmtime_1D	alrmtime_2
Speed grade:	alrmtime_0C	7.0:clock		
	alrmtime_1C		7.0:clock	
u u	alrmtime_2C			5.5:clo(
Analysis <b>Г</b>	alrmtime_3C			
	cur_time_0C			
Otsu Otoe e	cur_time_1C			
O tpd O tcoe	cur_time_2C			
Options Run	cur time 3 .C			
	<u> </u>			-
Uisplay (LYC longer than				• 14
Delay path = alrmtime_1C:alrmtime_1	L.D: 7.0:clock			IM 11:56:09

Figure 5-15. Delay Paths Table

2. You can analyze individual timing components used to calculate the timing path by double-clicking on the field to open the Expanded Path dialog box.

Expanded Path						
Source:alrmtime_	Source:almtime_1C Destination:almtime_1D					
Ok		From	То	Delay Type	Value (ns)	Cum Total (ns)
	delay path	alrmtime_1C	alrmtime_1Q	tCOSi	2.5	2.5
Print		alrmtime_1Q	alrmtime_1D	tBLK	1.5	4.0
Help		alrmtime_1D	alrmtime_1C	tSS	3.0	7.0

Figure 5-16. Expanded Path Dialog Box

- 3. Click **OK** to close the Expanded Path dialog box.
- You can print an entire analysis report by clicking the **Print** icon on the toolbar, or by selecting **File** ⇒ **Print** command. Also, you can print the timing results of individual paths by clicking **Print** at the bottom of the Expanded Path dialog box.

### **Comparing the Timing Results of Different Fitter Options**

You can save the timing results after you fit the design. Then you can change Fitter options, rerun timing analysis, view the results, and compare the saved results to the current results.

To compare the timing results of different Fitter options:

1. Click **Run** in the Analysis field.

The Performance Analyst calculates the delay paths according to the options you have chosen and displays them in the table.

- Choose File ⇒ Save as and save the file (.tvw) to the desired location. When you save the timing file, ispDesignExpert saves all settings and its associated files.
- 3. Close the Performance Analyst.
- 4. Change the Fitter options by selecting **Tools** ⇒ **Global Project Optimization** from the ispDesignExpert Project Navigator.
- 5. Rerun Timing Analysis from the Processes window and view the results.
- 6. Choose **File** ⇒ **Open** and open the previously saved timing file in a separate window.
- 7. Compare the two results.

#### **Comparing the Results of Different Timing Options**

You can change operating conditions and timing options and then compare the results to the original settings using the **New Window** command.

To compare the results of different timing options:

1. Click **Run** in the Analysis field.

The Performance Analyst calculates the delay paths, according to the options you have chosen, and displays them in the table.

- 2. Choose **Window**  $\Rightarrow$  **New Window** to open a new timing window.
- 3. In the new window, change the timing options and then click **Run**.
- 4. Compare the results of the two windows.

# **Running Timing Analysis in Batch Mode**

There may be times when you want more precision and flexibility while running timing analysis than is available with the Performance Analyst graphic user interface. For example, on the Options dialog you can select Bidirectional path tracing as either "on" or "off." However, this selection applies to all Bidirectional I/O's in design. There is no way to select an individual one or a partial set.

Or in another example, six fixed groups cover the total path traces allowed by the user interface. There is no way to report a path between two arbitrary points in a design.

In addition to using the graphical user interface to run timing analysis, you can run the Performance Analyst in "batch mode." This feature is called the Batch Timer. The Batch Timer executes a user-predefined command file and puts the result into a log file.

#### **Batch Commands**

There are four groups of commands supported in the Batch Timer.

#### **Set Options**

SHOWSET	PI   PO   CLKIN   U_	CLOCK   GATED   LATCH   SR   OE   CE   _STOP   U_PASS
ADDSET	setname	added_set/pin
REMSET	setname	removed_set/pin

Set operation commands let you check pins located in the Timer set. These include **PI** (primary input), **PO** (primary output), **CLOCK** (clock of FF/L), **GATED** (D of FF/L), **LATCH** (D of Latch), **SR** (set/reset), **OE** (output-enable), **CE** (clock-enable), **CLKIN** (global clock), **U\_STOP** (user-defined-stop for ignored false path), **U\_PASS** (user-defined-pass for transparent latch), and etc.

You can ignore any path passing through a particular point by putting it into **U\_STOP**. The command is ADDSET U\_STOP macrocell\_stopped.

#### Path Tracing

LONGEST	set2set	pin2pin
SHORTEST	set2set	pin2pin

Path tracing commands let you get paths between any two sets or any two points. The path will be expanded and reported as each step in detail if it is pin2pin mode. For example:

LONGEST p1 p0 LONGEST input\_a reg\_b.d

#### Report

**REPORTSET** [maxpath=n] [threshold=m] [excel=1|0] **REPORT** file\_name

The **REPORTSET** command lets you specify the number of paths in each section to be reported, specify the delay threshold so that only paths longer than the threshold are reported, and specify the report in Excel-mode, i.e., a tab is inserted.

The **REPORT** command generates the Timing Report as the specified file name.

#### Switch Control

**SWITCH** passBI | passSR | passCLK | passLatch 1|0

Use the **SWITCH** command strings ON (1) or OFF (0) to select the path-tracing enable through Bidirectional, Set/Reset, Transparent Latch, or Ripple Clock trace paths. For example:

SWITCH passCLK 1

#### **Using the Batch Timer**

Follow these steps to use the Batch Timer. For this example, we will use the alarmclk design found in the \examples\mach\_pal\mixed\alarmclk directory.

To use the Batch Timer:

- 1. In the project directory, use a text editor to open a command file (.tcd). Typically the name of the file will be the same as the design. For example, alarmclk.tcd.
- 2. Include the batch commands that you want in the file, and then save the file. The command file must be in the project directory.
- 3. Open a DOS window.
- 4. At the command line, change directories to the project directory. For example: cd \ispTOOLS\ispsys\examples\MACH\_PAL\mixed\alarmclk
- 5. At the command line, type the following to open the Batch Timer: \ispTOOLS\ispsys\bin>timer
- 6. At the command line, type the following (all on one line):

```
\ispTOOLS\ispsys\bin>timer -inp alarmclk.tte -tcd
alarmclk.tcd -tlg alarmclk.tlg
```

- 7. Press Enter to run the Batch Timer.
- 8. Go to the project directory and view the report file (alarmclk.trp) and the log file (alarmclk.tlg).

#### **Batch File Examples**

The following are examples of batch timing analysis files. Comment lines start with '//'. The file is not case sensitive. The example design is called alarmclk.

#### **Batch Command File Example**

```
longest clock po
report alarmclk.trp
showset clock
quit
```

#### **Timing Report File Example**

```
// Project = alarmclk
// Family = M4
// Device = M4-64/32
// Speed = -15
// Voltage = 5.0
// Operating Condition = COM
// Pass Bidirection = OFF
// Pass S/R = OFF
// Pass Latch = OFF
// Pass Clock = OFF
// Maximum Paths = 20
```

#### Section fMAX -- Clock Source From: clock Max. Frequency: 55.5 MHz Destination Delav Location(From=>To) Source \_\_\_\_\_ ============ ===== ===== 18.0 alrmtime 0 .D C 4 => C 4 alrmtime\_0\_.C 18.0 \_D\_12 => \_D\_12 alrmtime\_1\_.C alrmtime\_1\_.D 18.0 \_D\_8 => \_D\_8 alrmtime\_2\_.C alrmtime\_2\_.D 18.0 \_C\_0 => \_C\_0 alrmtime\_3\_.C alrmtime\_3\_.D 18.0 \_C\_8 => \_C\_8 cur time 0 .C cur\_time\_0\_.D cur\_time\_0\_.C 18.0 \_C\_8 => \_A\_4 cur\_time\_1\_.D 18.0 \_A\_4 => \_A\_4 cur\_time\_1\_.C cur\_time\_1\_.D 18.0 \_A\_4 => \_B\_8 cur\_time\_1\_.C cur\_time\_2\_.D 18.0 \_A\_4 => \_A\_8 cur\_time\_1\_.C cur\_time\_3\_.D cur\_time\_2\_.C cur\_time\_2\_.D 18.0 \_B\_8 => \_B\_8 18.0 B 8 => A 8 cur time 2 .C cur time 3 .D 18.0 \_A\_8 => \_B\_8 cur\_time\_3\_.C cur\_time\_2\_.D 18.0 \_A\_8 => \_A\_8 cur\_time\_3\_.C cur\_time\_3\_.D

#### Section tSU

tSU, tHD	Location(From=>To)	Source	Destination
=======		=====	=========
10.0, 0.0	_P5 => _C_4	ld_new_alrm_time	alrmtime_0D
10.0, 0.0	_P5 => _D_12	ld_new_alrm_time	alrmtime_1D
10.0, 0.0	_P5 => _D_8	ld_new_alrm_time	alrmtime_2D
10.0, 0.0	_P5 => _C_0	ld_new_alrm_time	alrmtime_3D
10.0, 0.0	_P3 => _C_8	ld_new_clk_time	cur_time_0D
10.0, 0.0	_P3 => _A_4	ld_new_clk_time	cur_time_1D
10.0, 0.0	_P3 => _B_8	ld_new_clk_time	cur_time_2D
10.0, 0.0	_P3 => _A_8	ld_new_clk_time	cur_time_3D
10.0, 0.0	_P14 => _C_4	new_alrm_time_0_	alrmtime_0D
10.0, 0.0	_P9 => _D_12	new_alrm_time_1_	alrmtime_1D
10.0, 0.0	_P8 => _D_8	new_alrm_time_2_	alrmtime_2D
10.0, 0.0	_P7 => _C_0	new_alrm_time_3_	alrmtime_3D
10.0, 0.0	_P18 => _C_8	new_clk_time_0_	cur_time_0D
10.0, 0.0	_P17 => _A_4	new_clk_time_1_	cur_time_1D
10.0, 0.0	_P16 => _B_8	new_clk_time_2_	cur_time_2D
10.0, 0.0	_P15 => _A_8	new_clk_time_3_	cur_time_3D
Section tP	D		
Delay	Location(From=>To)	Source	Destination
=====	===============	=====	=========
15.0	_P6 => _D_4	showalrm	display_1_
15.0	_P6 => _D_0	showalrm	display_2_
15.0	_P6 => _B_0	showalrm	display_3_
Section tC	0		
Delay	Location(From=>To)	Source	Destination
=====	=============	=====	=========
23.0	_P11 => _B_4	clock	display_0_
23.0	_P11 => _D_4	clock	display_1_
23.0	_P11 => _D_0	clock	display_2_
23.0	_P11 => _B_0	clock	display_3_
23.0	_P11 => _A_0	clock	sound_alrm

\_P11 => \_A\_0

#### Log File Example

```
// Batch Timer Log File
// Project = alarmclk
// Family = M4
// Device = M4-64/32
// Speed = -15
// Voltage = 5.0
// Operating Condition = COM
// Pass Bidirection = OFF
// Pass S/R = OFF
// Pass Latch = OFF
// Pass Clock = OFF
// Maximum Paths = 20
longest clock po
// No path found.
report alarmclk.trp
// Timing Report File is generated in: alarmclk.trp
showset clock
// alrmtime_0_.C alrmtime_1_.C alrmtime_2_.C alrmtime_3_.C
// cur_time_0_.C cur_time_1_.C cur_time_2_.C cur_time_3_.C
// Total number of pins: 8
quit
11
```

# ispEXPERT Timing Analyzer

The ispEXPERT Timing Analyzer performs the following functions:

- Determines maximum frequency for clocking a design containing two or more flipflops and/or latches. It also lists the clock periods between all the internal register pairs and the frequencies, along with the names of the signals that drive the clock inputs of those registers. The frequency is provided only for those sets of registers that are driven by the same reference clock; otherwise the field is left blank. The clock signal could be a primary input, register Q output, or a module I/O. It also lists the number of GLB levels for each path.
- Calculates setup and hold time for boundary registers.
- Calculates Tpd and Tco path delays.
- Calculates GLB boundary delays.
- Performs path enumeration by calculating path delays from all the source nodes to all the primary output nodes. The delays listed are in descending order and the source nodes are primary inputs, register Q outputs, or module I/Os. To obtain path delays for the remaining destination nodes that include register inputs and module I/Os, use the Design Manager menus.

# Overview

The static timing analyzer enables you to evaluate the performance of the design implemented in ispLSI devices. The analyzer traces all the signal paths and their delays, determines critical (timing) paths, and evaluates maximum frequency of the design and setup/hold requirements.

# Path Analysis

Paths normally start at primary input ports, bidirectional ports, or output pins of registers (hereafter called the *source nodes*), and end at primary output ports, bidirectional ports, data, and clock pins of the registers (hereafter called *destination nodes*). There are four types of timing paths:

- Primary input to register A path begins at the primary input port or bidi port and ends at the data pin or clock pin of a register.
- Register to register A path begins at an output pin of a register and ends at a data pin or clock pin of a register.
- Register to primary output A path begins at an output pin of a register and ends at a primary output port or bidi port.
- Primary input to primary output A path begins at a primary input port or bidi port and ends at a primary output port or bidi port.

A Tpd path is a path that begins at a primary input port or bidi port and ends at a primary output port or bidi port and that does not have a register in the path.

A Tco (clock-to-output) path is a path that begins at a primary input and drives the clock pin of a register whose Q-output ends at a primary output.

The Timing Analyzer calculates the delay of a path by tracing from the starting point of the path to its ending point, cumulatively adding delays along the way. The longest path is the path that has the largest delay from start point to end point. The shortest path is the path that has the smallest delay from start point to end point.



#### **Frequency Calculation**

The performance of a circuit is usually measured by frequency. The higher the frequency, the faster the circuit.

The Timing Analyzer first examines the D inputs of all destination registers looking for the Q outputs of source registers. If it finds a Q output, the Timing Analyzer adds the propagation delay through the source register and the setup time for the register to the path delay time, and stores the resulting value. After the Timing Analyzer has examined all registers, the maximum delay time of all values calculated will be the minimum clock period value. This value, in turn, gives the maximum allowable clock frequency.

An accurate frequency calculation by the Timing Analyzer assumes the registers in the design are controlled by a single clock. Frequency calculation may be skewed if the registers in the design are controlled by a gated clock.

No frequency calculation is done by the Timing Analyzer if either of the following conditions exists:

- A design has no register
- A design has registers, but it has only one register level

### **Frequency Calculation Example**

In Figure 5-17, the setup time, hold time, and delay from clock pin to output pin of each register is 10ns.

In this example, the longest path delay from Q1 to D2 is 90ns, the delay from C1 to Q1 of FF1 is 10ns, and the setup time of FF2 is 10ns. The calculation for minimum clock period would then be 10 + 90 + 10 = 110ns.

# The frequency is then calculated as follows:



Figure 5-17. Frequency Calculation Example

#### Setup and Hold Time Evaluation

Timing analysis determines the setup and hold times for registers from the ports of a design by examining all destination registers and storing the longest and shortest delay paths between all ports connected to the D or CLK inputs of flip-flops and latches.

#### Setup Time

Setup time is the length of time a data signal must be stable before the active edge of a CLK (see Figure 5-18). Setup time for primary input ports is calculated as follows:

Because of differences in the longest data path and the shortest clock path, it is possible for setup time to be negative.



Figure 5-18. Setup and Hold Time

### **Hold Time**

Hold time is the length of time a data signal must remain stable after the active edge of a CLK (see Figure 5-18). Hold time for primary input ports is calculated as follows:

hold time = clock path delay
 - shortest data path delay
 + hold time of register

Because of differences in the longest clock path and the shortest data path, it is possible for hold time to be negative.

#### Setup and Hold Time Example

Figure 5-19 illustrates the setup and hold time calculation for primary input ports. For this example, the setup time and hold time of each register is 10. The longest and shortest path delay values are the same as those in Figure 5-23.

Setup and hold time for register FF1 is calculated as follows:

- The setup time of port IN1 to port CLK is: 100 20 + 10 = 90ns
- The hold time of port IN1 to port CLK is: 20 100 + 10 = -70ns
- The setup time of port IN2 to port CLK is: 40 20 + 10 = 30ns
- The hold time of port IN2 to port CLK is: 20 40 + 10 = -10ns

Because there is no port that drives the data pin of register FF2 directly, there is no setup time and hold time requirement for FF2 from primary input ports.



Figure 5-19. Setup and Hold Time Example

## Tpd Calculation

The Tpd calculation determines the path delays between the primary inputs and primary outputs of the design with no register between them. Figure 5-20 shows a Tpd example.



Figure 5-20. Tpd Example

### **Tco Calculation**

The Tco calculation determines the path delays from a primary input that drives the clock input of a register, whose Q output drives a primary output.

The Tco is calculated as:

#### 

+ maximum delay from register Q-output to primary output

Figure 5-21 shows a Tco example.



Figure 5-21. Tco Example

#### Path Enumeration

The process of identifying all the source nodes for any given destination node and the respective path delays is called *path enumeration*. Typically, there could be one or more paths between a pair of source-destination nodes. Path enumeration enables you to identify the paths on a given output node in detail in order to modify the design to meet timing constraints. Figure 5-22 provides an example of path enumeration.





Based on this example, the following paths are reported during path enumeration:

Source IN4 IN3	Destination OUT3 OUT3
IN3	OUT2
FF2.Q2	OUT1
IN3 FF1.Q1	FF2.D2 FF2.D2
CLK	FF2.C2
CLK	FF1.C1
IN1 IN2	FF1.D1 FF1.D1

#### Longest and Shortest Path Example

Figure 5-23 is an example of a small design. All the design objects are pin, port, net and instance. Each instance has input pins and output pins. Each net has a source node and destination node(s).

For the example in Figure 5-23, the following information is assumed:

- The longest path and the shortest path delay from IN1 to D1 are both 100.
- The longest path and the shortest path delay from IN2 to D1 are both 40.
- The longest and the shortest path delay from CLK to C1 are both 20.
- The longest and the shortest path delay from CLK to C2 are both 20.
- The longest and the shortest path delay from IN3 to D2 are both 50.
- The longest and the shortest path delay from Q1 to D2 are both 90.
- The longest and the shortest path delay from Q2 to OUT1 are both 30.
- The longest and the shortest path delay from IN3 to OUT2 are both 80.



Figure 5-23. Path Analysis Example

Longest	Paths:	
Source IN1 Q1 IN3 Q2 CLK	Destination D1 D2 OUT2 OUT1 C1	Path Delay (ns) 100 90 80 30 20
CLK	C2	20
Shortest	t Paths:	
Source	Destination	Path Delay (ns)
CLK	C1	20
CLK	C2	20
Q2	OUT1	30
IN2	Dl	40
IN3	D2	50
IN3	OUT2	80

For the previous example, the timing analysis results would be the following:

The example in Figure 5-23 is a very simple design; however, in a more complex design, loops may exist. If loops exist in a design, all related loops are broken and the path delay calculation is done.

#### **GLB Boundary Calculation**

The path delay of any signal that traverses from the primary input to the primary output of the device can be categorized into routing and logic delays. The routing delay could be either GRP or GRP/ORP Bypass and the logic delay is attributed to the delay in the GLB(s). Any given signal can have one or more GLBs in its path with GRP delays between each GLB. Figure 5-24 shows a boundary calculation example.



Figure 5-24. Boundary Calculation Example

# **Running the Timing Analyzer**

Once the design has compiled successfully, the Timing Analyzer can be run. The Timing Analyzer uses the .sim file generated by the ispDesignExpert software as input. The Timing information for the device part must exist in the .sim file to perform timing analysis.

To run the Timing Analyzer:

- 1. Select **Tools** ⇒ **Timing Analyzer Settings** from the ispEXPERT Compiler window.
- 2. Turn on or off the following items to select the type of analysis you wish to run:
  - Calculate Frequency
  - Calculate Setup/Hold Time
  - Calculate Tpd
  - Calculate Tco
- 3. Select **Tools**  $\Rightarrow$  **Timing Analyzer Settings**  $\Rightarrow$  **Select Paths** to display the Timing Analyzer Path Selection dialog box (Figure 5-25).

Timing Analyzer Path Selection	×
Node Selection	
Select Source Nodes	Select Destination Nodes
Analysis Path Criteria C All C Longest/Shortest C Maximum Number 10	Report Type Summary Only Summary & Detailed
ОК	Cancel

Figure 5-25. Timing Analyzer Path Selection Dialog Box

A **NOTE** You must select source and/or destination nodes to perform path analysis.

• In the Analysis Path Criteria area, you can specify that you want to calculate for All nodes, Longest/Shortest paths, or Maximum Number <*value*>. If you select all nodes, the Timing Analyzer calculates the delays from all the source nodes that drive the destination nodes. If you specify Longest/Shortest, only the longest and shortest path are calculated. If you specify a maximum number, the Timing Analyzer limits the delay calculation to that number. Those delay values are printed in descending order.

**NOTE** Selecting All Sources may result in a long Timing Analyzer runtime.

- Use the Report type area to specify the type of Path Selection report to be generated. The Summary Only selection generates the *design.spt* file that contains a summary of the path selection information. The Summary & Detailed selection generates both a summary (*design.spt*) and a detailed version (*design.dpt*) of the path selection report. The detailed report provides a complete path trace of each reported path.
- Click **Select Source Nodes** to display the Select Source Nodes dialog box (Figure 5-26). Use the Show Nodes area to filter the nodes to be displayed in the list boxes. Move the nodes between the Available Nodes and the Analyze Nodes lists using the **Add All**, **Add**, **Remove**, and **Remove All** buttons.

Select Source	Nodes			×
- Show Node	:s			
	Node Nam	ne		
	Input	Bidirectional	Register	
Available Nodes	;		Analyze Nodes	
IXRESET CD CL CLK D0 D1 D2 D3 EN GLB_QI0.Q0 GLB_QI1.Q0	- -	Add All Add Remove Remove All		
		DK Ca	incel	

Figure 5-26. Select Source Nodes Dialog Box

 Click Select Destination Nodes to display the Select Destination Nodes dialog box (Figure 5-27). Use the Show Nodes area to filter the nodes to be displayed in the list boxes. Move the nodes between the Available Nodes and the Analyze Nodes lists using the Add All, Add, Remove, and Remove All buttons.

Select Destination No	des	×			
Show Nodes	Show Nodes				
Node	eName				
🔽 Output	Didirectional	Register			
Available Nodes		Analyze Nodes			
CO GLB_QI0.CLK GLB_QI0.DO GLB_QI1.CLK GLB_QI1.DO GLB_QI2.CLK GLB_QI2.CLK GLB_QI2.DO GLB_QI2.DO	Add All Add Berrove				
	Remove All				
	OK Ca	ncel			

Figure 5-27. Select Destination Nodes Dialog Box

4. Select **Tools** ⇒ **Timing Analysis** from the ispEXPERT Compiler window. The ispEXPERT jet moves, showing that your instructions are processing.

To terminate the timing analyzer, click the **Stop** icon. When the process finishes, the icon is disabled.

5. Check the **Session Log** box for a successful message.

# **Timing Analyzer Report Files**

The following reports may be generated by the Timing Analyzer:

- Clock Frequency Report (design.mfr) shows the maximum frequency at which the design can operate and indicates the number of GLB levels. It also lists all the registered paths in the design and their corresponding frequencies.
- Setup and Hold Report (*design.tsu*) shows the setup/hold requirements of all the boundary registers in the design.
- Tco Report (*design.tco*) lists all the path delays from a primary input that drives the clock inputs of the registers whose Q output drives a primary output.
- Tpd Report (*design*.tpd) lists all the path delays between the primary inputs and the primary outputs of the design.
- Selected Path Summary Report, created when Summary Only is selected, generates the design.spt file, which contains only summary information for the paths selected in the Path Selection dialog box.
- Selected Path Boundary Report (design.gpt) is created when the Timing Analyzer runs. It details the signal as it traverses through different GLB boundaries.
- Selected Path Detailed Report, created when Summary & Detailed is selected, generates a detailed version (design.dpt) of the timing analysis report. It provides a complete path trace of each selected path. This selection also creates a summary report.
- 6192 Report (*design.mpt*) lists the delays between all module I/Os when the device in the design is in the ispLSI 6000 family.

You can access each of the timing reports from the **Results** menu of the ispEXPERT Compiler. The reports are displayed in table format in the Timing Explorer.

To access timing reports:

Select **Results**  $\Rightarrow$  **Clock Frequency Table** to view the *design.mfr* file as a Timing Explorer table.

Select **Results**  $\Rightarrow$  **Setup and Hold Table** to view the *design.tsu* file as a Timing Explorer table.

Select **Results**  $\Rightarrow$  **Tco Table** to view the *design*.tco file as a Timing Explorer table.

Select **Results**  $\Rightarrow$  **Tpd Table** to view the *design*.tpd file as a Timing Explorer table.

Select Results  $\Rightarrow$  Timing Reports  $\Rightarrow$  Selected Path Summary to view the design.spt file.

Select **Results**  $\Rightarrow$  **Timing Reports**  $\Rightarrow$  **Selected Path Detailed** to view the *design.dpt* file.

Select Results  $\Rightarrow$  Timing Reports  $\Rightarrow$  Selected Path Boundary to view the design.gpt file.

Select **Results**  $\Rightarrow$  **Timing Reports**  $\Rightarrow$  **6192** to view the *design.mpt* file.

If the Clock Frequency Report or the Setup and Hold Report is not present or if the Compiler Control settings changed since the report was generated, the Timing Analyzer is rerun to obtain the latest report when you request report results.

You can also open the report files using the **File** menu. Use the scroll boxes, the arrow keys, or the **Find** function to quickly find any information. You can open and edit or print any of these files.

Refer to the *ispEXPERT Compiler User Manual* for the examples of the design report files.

 $\bigstar$  NOTETo access a timing report that is disabled, use the<br/>Tools  $\Rightarrow$  Timing Analyzer Settings menu item to turn on<br/>generation of that report. Rerun the Timing Analyzer.

# **Timing Explorer**

The Timing Explorer provides an interactive method for viewing and querying timing information for the design. The Timing Explorer is accessed by **Tools**  $\Rightarrow$  **Timing Explorer** from the Project Navigator or by double-clicking **Timing Explorer** in the Processes window. Only the data you requested displays. This section describes methods to use to obtain the timing information you need.

You can also access the Timing Explorer by displaying a Timing Analysis table using the **Results** menu of the ispEXPERT Compiler window. When you access the Timing Explorer in this way, all available data is included in the requested table.

The Timing Explorer consists of the Signal Navigator and several tables. Refer to the remainder of this section for details on adding data to your Timing Explorer tables.

#### **Signal Navigator**

The Signal Navigator (Figure 5-28) lists design signals in a tree format and groups them into four categories—Inputs, Outputs, Bidirectional, and Registers. You can traverse the design in fan-in or fan-out mode (click the right mouse button to select the mode). You can expand the signal tree until the selected signal is a boundary signal or starts a loop.

	×
■ DESIGN LIST (Fan-in Mode)	
⊡ CNT4	
🚊 Outputs	
🚊 - Q1	
ė- QI1	
- CLKX	
⊡ · LDX	
⊡ PSX	
⊕- Q3	
- Bi-directional	
🚊 Registers	
⊨- QIO	
⊟ INODE_START	
QIO	
⊨ PSX	
- PS	
tin CDX	
Ē LDX	
LD	
Ē∵D0×	•

Figure 5-28. Signal Navigator

#### Pop-up Menus from the Signal Navigator

When you click the right mouse button within the Signal Navigator, a number of commands are available, depending on where the cursor is when you click the right mouse button.

From the Signal Navigator window, you can select the following commands:

- Fan-In Mode Changes the display to fan-in mode.
- **Fan-Out Mode** Changes the display to fan-out mode.
- Hide Removes the Signal Navigator from the screen.

From the design name in the Signal Navigator tree, you can select the following commands:

- **Timing Matrix Table** Displays the Timing Matrix Table for the design.
- Longest Timing Path Calculates and highlights the design's longest timing path in the Timing Matrix Table.
- Shortest Timing Path Calculates and highlights the design's shortest timing path in the Timing Matrix Table.
- Frequency Calculates and highlights the maximum design frequency in the Frequency Table.

From a signal category or signal name in the Signal Navigator tree, you can select the following commands:

- Add Source Timing Tag Adds the highlighted signal to the sources in the Timing Matrix Table. You need to select Show Timing Data to calculate values for this source.
- Add Destination Timing Tag Adds the highlighted signal to the destinations in the Timing Matrix Table. You need to select Show Timing Data to calculate values for this destination.
- **Frequency** Adds the highlighted signal to the frequency table and shows the values for that signal.
- **Tco Path** Displays the Tco Path Table with the Tco values for that signal.
- Setup and Hold Displays the Setup and Hold Table with the Setup and Hold values for that signal.
- **Tpd Path** Displays the Tpd Table with the Tpd values for that signal.

#### Timing Explorer Tables

The following tables are available in the Timing Explorer. They are displayed when you request that timing information from the ispEXPERT Compiler **Results** menu, from the Physical Viewer, or from within the Timing Explorer.

- Timing Matrix Table (Figure 5-29)
- Clock Frequency Table (Figure 5-30)
- Setup and Hold Table (Figure 5-31)
- Tco Table (Figure 5-32)
- Tpd Table (Figure 5-33)

You may wish to tile or cascade the tables for easier access. You can adjust the column widths by moving the cursor to the line at the right side of the column heading and dragging it to change the column size.

Once the tables have been created, you can move between the tables or redisplay a closed table using the View menu or the Timing Matrix Table, Frequency Table, Setup and Hold Table, Tco Path Table, and Tpd Table icons from the tool bar. If you select these icons before requesting a table through a popup menu, the table displays but it does not contain any data. You can also close a table or the Signal Navigator by deselecting an icon or a menu item on the View menu.

🕓 T	🕽 Timing Matrix Table CNT4 C:\isptools\ispcomp\Examples\Edif\CNT4									
	Destinations									
		QI3	QI2	QI1	QIO	QÜ	Q1	Q2	Q3	CO
	QI3	/4.20							1.90/1.90	16.40/16.40
	QI2	D: 4.60/4.60	/4.60					11.90/11.90		16.40/16.40
	QI1	D: 4.60/4.60	D: 9.10/9.10	/4.50			11.90/11.90			16.40/16.40
	QIO	D: 4.60/4.60	D: 9.10/9.10	D: 9.10/9.10	/8.80	1.90/1.90				/16.30
	LD	D: 5.20/4.90	D: 9.70/5.20	D: 9.70/5.20	D: 9.70/9.40					
'n	CLK	1.90/1.90	1.90/1.90	1.90/1.90	1.90/1.90					
Ő	PS	D: 5.20/4.90	D: 9.90/5.20	D: 9.70/5.20	D: 9.70/9.40					
Ĕ	CD	D: 5.20/4.90	D: 9.70/5.20	D: 9.70/5.20	D: 9.70/9.40					
õ	DO				D: 9.70/9.70					
S	D1			D: 9.70/9.70						
	D2		D: 9.70/9.70							
	EN	D: 5.20/5.20	D: 9.70/9.70	D: 9.70/9.70	D: 9.70/9.70					17.00/17.00
	D3	D: 5.20/5.20								
	CI	D: 5.20/5.20	D: 9.70/9.70	D: 9.70/9.70	D: 9.70/9.70					17.00/17.00

Figure 5-29. Timing Matrix Table

When paths in the Timing Matrix table are preceded by 'D:', the delay is to the data input of that register. When paths are preceded by 'CLK:', the delay is to the CLK of that register.

🕔 Cl	Clock Frequency Table CNT4 C:\isptools\ispcomp\Examples\Edif\CNT4							
	Frequency Table							
	Source	S	ource	Destina	Destina	Clock P	Freque	GLB Levels
	CLI	K	QID	CLK	QID	10.00	100	2
	CLI	K	Ql1	CLK	QI1	5.70	175	1
	CLI	K 📃	QIO	CLK	QI1	10.30	97	2
	CLI	K 📃	QI2	CLK	Ql2	5.80	172	1
	CLI	K 📃	Ql1	CLK	Ql2	10.30	97	2
	CLI	K 📃	QI3	CLK	QI3	5.40	185	1
	CLI	K 📃	QI2	CLK	QI3	5.80	172	1
	CLI	K 📃	Ql1	CLK	QI3	5.80	172	1
	CLI	K	QIO	CLK	QI3	5.80	172	1
	CLI	K 📃	QID	CLK	Ql2	10.30	97	2

	Figure 5-30.	<b>Clock Frequency</b>	Table
--	--------------	------------------------	-------

🕓 Set and Hold 1	able CNT4	C:\isptools	\ispcomp\Exa	amples\Edif\(	CNT4 🔲 🗖	X
	Set	up and H	old Table	!		
	Registe	Data	Referen	Setup (ns)	Hold (ns)	
	QI3	CI	CLK	3.80	-1.50	Γ
	QI3	D3	CLK	3.80	-1.50	Γ
	QI3	EN	CLK	3.80	-1.50	Γ
	QI3	CD	CLK	3.80	-1.20	
	QI3	PS	CLK	3.80	-1.20	
	QI3	LD	CLK	3.80	-1.20	
	QID	CI	CLK	8.30	-6.00	
	QID	EN	CLK	8.30	-6.00	
	QID	DO	CLK	8.30	-6.00	
	QID	CD	CLK	8.30	-5.70	
	QID	PS	CLK	8.30	-5.70	
	QID	LD	CLK	8.30	-5.70	
	QI1	CI	CLK	8.30	-6.00	
	QI1	EN	CLK	8.30	-6.00	
	QI1	D1	CLK	8.30	-6.00	
	QI1	CD	CLK	8.30	-1.50	
	QI1	PS	CLK	8.30	-1.50	
	QI1	LD	CLK	8.30	-1.50	
	QI2	CI	CLK	8.30	-6.00	
	QI2	EN	CLK	8.30	-6.00	
	QI2	D2	CLK	8.30	-6.00	
	QI2	CD	CLK	8.30	-1.50	
	QI2	PS	CLK	8.50	-1.50	
	QI2	LD	CLK	8.30	-1.50	

Figure 5-31. Setup and Hold Table

N Te	🕚 Tco Table CNT4 C:\isptools\ispcomp\Examples\Edif\CNT4 💶 🗖 🗙						
		Tco Table 🔺					
		QID	CLK	QD	4.50		
		QID	CLK	CO	18.90		
		QI1	CLK	Q1	14.50		
		QI1	CLK	CO	19.00		
		QI2	CLK	Q2	14.50		
		QI2	CLK	CO	19.00		
		QI3	CLK	Q3	4.50		
		QI3	CLK	CO	19.00	-	



🕔 T I	Tpd Table CNT4 C:\isptools\ispcomp\Exam 🗖 🗖					
	Tpd Table					
					_	
		Source	Destina	Delay (ns)		
		CI	CO	17.00		
		EN	CO	17.00		
					-	



#### Pop-Up Menus from the Timing Tables

When you click the right mouse button from the signal name (row or column headers) in the Timing Matrix Table, the following commands are available:

- **Sort** Rearranges the table so the values in the column with the cursor are arranged from lowest to highest or in alphabetical order, as appropriate.
- **Show Timing Data** Shows the timing data for the entire row or column.
- Add Signal When you select the command, a dialog box displays so you can enter the name of a signal you want to add to the table.
- **Remove Signal** When you select this command, the signal name where the cursor is located is removed from the table.

When you click the right mouse button on a cell in the Timing Matrix Table, the following commands are available:

- **Show Timing Data** Shows the timing data for that cell.
- Display Timing Path Cascades to show Longest Path, Shortest Path, and Both Paths. Choose one of these options to have the path display in the Connectivity window of the Physical Viewer. The Physical Viewer tool bar icon changes to show you are in Timing Mode.
- **Report Timing Path** In a new window, displays the timing path as a text report.

When you click the right mouse button on the signal name in the Frequency Table, the **Display Timing Path** and **Report Timing Path** commands are available.

When you click the right mouse button on a cell in the Source Register or Destination Register columns in the Frequency Table, the following additional commands are available:

- Setup and Hold Table Displays the setup and hold values of the selected register in the Setup and Hold Table.
- **Tco Table** Displays the Tco data of the selected register in the Tco Table.

From a cell in the Register column of the Setup and Hold Table, you can access the Tco Table, and it will contain a value for the highlighted register. From a cell in the Register column of the Tco Table, you can access the Setup and Hold Table, and it will contain a value for the highlighted register.

#### **Timing Path Report**

When you select the **Report Timing Path** command, the Timing Path Information Window (Figure 5-34) displays. The report information varies, depending on the table you were in when you requested the report. The boundary report displays when you access the Timing Path Report. Click the **Detailed Report** button to switch to the detailed report. When the detailed report displays, click the **Boundary Report** button to switch back to the boundary report. Click the **Display Path** button to display the path in the Connectivity window of the Physical Viewer.

liming Path Information			×
Boundary Report: Point to Point Delay Path			-
Startpoint: QI3 Endpoint: Q3			
Longest Path: Name	Delay	Path	
QI3 Q3 data arrival time	0.00 1.90	0.00 1.90 1.90	
Shortest Path: Name	Delay	Path	
QI3 Q3 data arrival time	0.00 1.90	0.00 1.90 1.90	J
<u> </u>			►
Detailed Report	Display Patł		

Figure 5-34. Timing Path Information Window

# **Running the Timing Analyzer from the Command Line**

The Timing Analyzer command-line syntax runs the ispEXPERT Timing Analyzer and generates report files based on the options you select. You may include as many of the options as you need in one command. The syntax is:

```
ta [-f] [-su] [-tpd] [-tco] design
```

ta *design* – The Timing Analyzer evaluates maximum frequency and setup/hold requirements and calculates Tpd path delay values; this is the default. The reports generated are: *design.mfr*, *design.tsu*, and *design.tpd*.

-f – Performs maximum frequency calculation only. The report generated is *design.mfr*.

-su – Evaluates the setup/hold requirements of all the boundary registers in the design. The report generated is *design.tsu*.

-tpd – Calculates Tpd path delays. The report generated is *design*.tpd.

-tco - Calculates Tco path delays. The report generated is *design*.tco.

The ispDesignExpert, integrated with ModelSim from Model Technology, supports VHDL and Verilog HDL simulation. ModelSim provides a full simulation environment. You will be able to simulate single HDL designs as well as mixed Schematic and HDL designs within this simulator environment.

This chapter contains the following sections:

- Running the ispDesignExpert ModelSim Simulator
  - Using compiled Lattice/Vantis libraries
  - Simulating VHDL and Verilog HDL designs
  - XRESET and XTEST\_OE handling for post-route simulation
  - Manually simulating a design
- Running the stand-alone ModelSim Simulator
- Compiling Lattice/Vantis libraries for ModelSim 5.2

You can refer to the <u>"Creating a VHDL Test Bench File</u>" and <u>"Creating a Verilog</u> <u>Test Fixture File</u>" sections in the Chapter 1, "Test Stimulus" for information on creating stimulus for VHDL and Verilog HDL simulation.

# Running the ispDesignExpert ModelSim Simulator

# **Using Compiled Lattice/Vantis Libraries**

If you have installed ModelSim version 4.7, Lattice/Vantis libraries are compiled to the ModelSim directory, and these library directories are mapped to the related library names in ModelSim as follows:

For ispLSI designs:

- <modelsim\_path>\lat\_vhd directory (mapping name: lat\_vhd or lattice)
  contains the VHDL functional simulation library for ispLSI 1000, 2000, 3000, 5000,
  and 8000 device families.
- <modelsim\_path>\lat\_vitl directory (mapping name: lat\_vitl) contains
   the VHDL timing simulation library for ispLSI 1000, 2000, 3000, 5000, and 8000
   device families.
- <modelsim\_path>\lsc\_mod directory (mapping name: lsc\_mod) contains the
   VHDL functional and timing simulation library for ispLSI 6000 device family.
- <modelsim\_path>\mach\_gen directory (mapping name: generics) contains
   the VHDL functional simulation library.
- <modelsim\_path>\gen\_aux directory (mapping name: gen\_aux) contains the
  VHDL functional simulation library.
- *<modelsim\_path>\lsc\_vlg* directory (mapping name: lsv\_vlg) contains the Verilog functional simulation library for ispLSI 1000, 2000, 3000, 5000, 6000, and 8000 device families.
- <modelsim\_path>\lscsub\_vlg directory (mapping name: lscsub\_vlg)
  contains the Verilog timing simulation library for ispLSI 1000, 2000, 3000, 5000,
  6000, and 8000 device families.

For MACH designs:

- <modelsim\_path>\MACH directory (mapping name: MACH) contains the VHDL simulation library for MACH device families.
- <modelsim\_path>\MACH\_VLOG directory (mapping name: MACH\_VLOG) is Vantis Verilog simulation library for MACH device families.

*NOTE* In ispDesignExpert, all the libraries are pre-compiled and you do not need to re-compile the libraries before simulation.

# Simulating VHDL and Verilog HDL Designs

After creating the VHDL test bench or Verilog test fixture and adding it to your design, you can start simulation. Be sure you have installed the ModelSim software.

A NOTE ModelSim Lattice/Vantis OEM version does not support VHDL and Verilog mixed mode simulation. For example, if you do VHDL functional simulation, you can only use VHDL test bench as test stimulus; and so for the Verilog functional simulation.

To simulate your design with a VHDL test bench or a Verilog test fixture:

- 1. Select the test stimulus source, \*.vhd or \*.tf, in the Sources window of the Project Navigator.
- 2. Double-click VHDL/Verilog Functional Simulation or VHDL/Verilog Post-Route Simulation in the Processes window (Figure 6-1).



Figure 6-1. Simulate an HDL Design

3. The ModelSim application window and the Transcript window appear when the simulator launching is finished. Then your design is automatically being compiled and simulated in ModelSim. The waveforms of the included signals are displayed in the Wave window after successful simulation (Figure 6-2).

ModelSim			_ (C) ×
Elle Yew Library Project	Bun Signals Options Window	Help	190.000
VEON VLOG VSIM	FUN CONT BREAK	STEP OVER	
Wave Vave	_ C X	Transcept .	
File Edit Zoom (	a a a a a a a a a a a a a a a a a a a	# - Loading entity # writing to work!? # do prep_51.udo # - ispDesignExp # - You may edit # - You may spec # visim \$1 testben # Loading C:JSPT # Loading C:JSPT # Loading C:JSPT # Loading work.pr # Loading the st # Warming: The # Time: 0 ns Ite # - End Work.pr # Loading the st # State of the st #	ert System VHDL simulation this file to control your simu- city your design unit. uch OOLSIMODELSIM/isee.std OOLSIMODELSIM/isee.std OOLSIMODELSIM/isee.std OOLSIMODELSIM/isee.std Sthench(behavior) rep5[behave] city your waveforms. city your simulation run time re is an 'U'['X'['W']'Z']''' in a cration: 0 Instance:/out
< × × ×			
	Now: 1 us Delts: 2	6	72 ns to 890 ns

Figure 6-2. ModelSim Window

If you need to control the VHDL and Verilog HDL simulation, you can edit the \*.udo file accordingly. The ispDesignExpert software generates different .udo files upon different simulation flows.

<test_bench_file_name>f.udo</test_bench_file_name>	VHDL Functional Simulation
<test_bench_file_name>.udo</test_bench_file_name>	VHDL Timing Simulation
<test_fixture_file_name>vf.udo</test_fixture_file_name>	Verilog Functional Simulation
<test_fixture_file_name>v.udo</test_fixture_file_name>	Verilog Timing Simulation

# **XRESET and XTEST\_OE Handling for Post-route Simulation**

To map XRESET and XTEST\_OE signals successfully in your design, modify the .tf file.

If you have included or pasted the Verilog test fixture template (\*.tfi) into your test fixture file and have XRESET signal in timing model, add the following line at the beginning of the .tf file:

'define has\_xreset

The XRESET hold time is 40ns for an ispLSI8000 device and is 10ns for all the other supported devices. So, the time scale in the .tf file should be specified as 1ns/100ps.

# Manually Simulating a Design

If you want to manually simulate the design, select the VHDL test bench (\*.vhd) or the Verilog HDL test fixture file (\*.tf) in the Source window of the Project Navigator. Choose the associated process VHDL Functional Simulation, VHDL Post-route Simulation, Verilog Functional Simulation, or Verilog Post-route Simulation. Click the **Properties** button at the bottom of the Processes window to display the relevant Properties dialog box. Set Use Automatic Do File to False (its default state is True), and close the Properties dialog box. Double-click the appropriate simulation process to invoke the ModelSim window, then you can manually simulate the design with ModelSim.

Refer to the ModelSim manuals, online help, or the <u>VHDL and Verilog Simulation</u> <u>User Manual</u> for more information on simulating VHDL and Verilog HDL designs.
# **Running the Stand-alone ModelSim Simulator**

Select **Tools**  $\Rightarrow$  **ModelSim Simulator** from the ispDesignExpert Project Navigator to start ModelSim in the stand-alone mode. With the stand-alone ModelSim Simulator, you can easily simulate HDL designs outside the current project.

To perform VHDL/Verilog functional simulation:

- 1. Select **Tools** ⇒ **ModelSim Simulator** from the Project Navigator. The ModelSim window appears.
- 2. Select **File** ⇒ **Directory** to open the Change Directory To dialog box. Navigate to the directory containing the VHDL test bench file (*<test bench>.vhd*) or Verilog test bench file (*<test bench>.v*). Click **OK**.
- 3. Select **Project** ⇒ **New**. Type modelsim.ini in the Enter name of the Project file to create field. Click **Create** to create a new project.
- 4. Click on the VCOM button in the ModelSim Window to open the Compile VHDL Source dialog box. Select < test bench>.vhd file in the File Name list. Click Compile to compile the VHDL test bench file.

Or, click on the **VLOG** button in the ModelSim Window to open the Compile Verilog Source dialog box. Select < *test* bench>.v file in the File Name list. Click **Compile** to compile the test bench file.

- 5. Click on the **VSIM** button in the ModelSim window to display the Simulate a Design dialog box. Select the test bench design unit and click Add it in the Simulate field. Click **OK** to accept the settings.
- 6. Click on the **RUN** button in the ModelSim window to start simulation.
- Select View ⇒ All to open all of the ModelSim windows. Select Window ⇒ Tile Vertically to organize your windows.
- 8. Type list \* and then Wave \* on the command line in the Transcript window. Signals appear in the List and Wave windows. You can view the functional simulation results both in the waveforms and in the table format.

#### To perform VHDL post-route simulation:

- 1. Select **Tools** ⇒ **ModelSim Simulator** from the Project Navigator. The ModelSim window appears.
- Select File ⇒ Directory to open the Change Directory To dialog box. Navigate to the directory containing the VHDL test bench file (<test bench>.vhd), netlist (\*.vho), and SDF files (\*.sdf). Click OK.
- 3. Select **Project** ⇒ **New**. Type modelsim.ini in the Enter name of the Project file to create field. Click **Create** to create a new project.
- 4. Select Library ⇒ New. Type work in the Enter name of the Library to create field. Click Create to create a working library.

- 5. Click on the **VCOM** button in the ModelSim Window to open the Compile VHDL Source dialog box.
  - Select \*.vho file in the File Name list. Click Compile.
  - Select < *test bench*>.vhd file in the File Name list. Click **Compile** to compile the test bench file.
  - Click **Done** to exit the Compile VHDL Source dialog box.
- 6. Click on the **VSIM** button in the ModelSim window to display the Simulate a Design dialog box.
  - Select the Design tab. Highlight the test bench design unit in the two list boxes from the bottom. Click **Add**.
  - Select the SDF tab. Click the **Browse** button to navigate to and select SDF file containing the timing delay information.
  - Enter design module instantiation label into the Apply to region area. (For example, /UUT)
  - Click OK.
- 7. To set up the simulation viewer, first select  $\textsc{View}\Rightarrow \textsc{All}$  from the ModelSim window.
  - Select **Window**  $\Rightarrow$  **Tile Vertically** to organize your windows.
  - Select test bench in the Structure window.

Select Signals  $\Rightarrow$  Add to Waveform  $\Rightarrow$  Signals in Region.

Select Signals  $\Rightarrow$  Add to List  $\Rightarrow$  Signals in Region.

- 8. Select **Options** ⇒ **Simulation Options** to display the Simulation Options dialog box.
  - Select VSIM tab. Enter simulation length into Default Run Length box. Click **OK** to accept the entry. You will be asked if you want to save the new settings in your project file. Click **Yes** to save the settings.
  - Click on the **RUN** button in the ModelSim window to start simulation.
- Expand the Wave window. Select Zoom ⇒ Full to view the full size of the Wave window.

Select **Window**  $\Rightarrow$  **List** to switch the Wave window to List window and view the simulation results in the table format.

To perform Verilog post-route simulation:

- 1. Select **Tools** ⇒ **ModelSim Simulator** from the Project Navigator. The ModelSim window appears.
- Select File ⇒ Directory to open the Change Directory To dialog box. Navigate to the directory containing the Verilog test bench file (<test bench>.v), netlist (\*.vo), and SDF files (\*.sdf). Click OK.
- 3. Select **Project** ⇒ **New**. Type modelsim.ini in the Enter name of the Project file to create field. Click **Create** to create a new project.
- 4. Select Library ⇒ New. Type work in the Enter name of the Library to create field. Click Create to create a working library.

- 5. Click on the **VLOG** button in the ModelSim Window to open the Compile Verilog Source dialog box.
  - Select < test bench>.v file in the File Name list. Click **Compile** to compile the test bench file.
  - Click **Done** to exit the Compile VHDL Source dialog box.
- 6. Click on the **VSIM** button in the ModelSim window to display the Simulate a Design dialog box.
  - Select the Design tab. Highlight the test bench design unit. Click Add.
  - Select the Verilog tab. Click **Browse** to open the Select Library dialog box. Navigate to the ispDesignExpert Verilog primitives directory, then click **OK** to display it in the Additional Search Library field.
  - Select the SDF tab. Click **Browse** to navigate to and select <design>.sdf file. Click **Open** in the Select SDF file dialog box and the file is displayed in the SDF File field.
  - Enter design module instantiation label into the Apply to region area. (For example, /UUT)
  - Click **OK** in the Simulate a Design dialog box.
- 7. To set up the simulation viewer, first select  $View \Rightarrow AII$  from the ModelSim window.
  - Select Window  $\Rightarrow$  Tile Vertically to organize your windows.
  - Select test bench in the Structure window.
    - Select Signals  $\Rightarrow$  Add to Waveform  $\Rightarrow$  Signals in Region.

Select Signals  $\Rightarrow$  Add to List  $\Rightarrow$  Signals in Region.

- 8. Select **Options** ⇒ **Simulation Options** to display the Simulation Options dialog box.
  - Select VSIM tab. Enter simulation length into Default Run Length box. Click OK to accept the entry. You will be asked if you want to save the new settings in your project file. Click Yes to save the settings.
  - Click on the **RUN** button in the ModelSim window to start simulation.
- Expand the Wave window. Select Zoom ⇒ Full to view the full size of the Wave window.

Select **Window**  $\Rightarrow$  **List** to switch the Wave window to List window and view the simulation results in the table format.

For more information on using the stand-alone ModelSim to simulate VHDL and Verilog HDL designs, you can refer to the ModelSim manuals.

# **Compiling Lattice/Vantis Libraries for ModelSim 5.2**

If you have installed ModelSim version 5.2, to compile the Lattice/Vantis libraries:

- 1. Create a directory <pre\_compile\_libs\_path> for the libraries you need to pre-compile.
- Invoke ModelSim. Make the previously created directory <pre\_compile\_libs\_path> as your current working directory in either the Main window of ModelSim or its Command Prompt window.

```
In the Main window, select the File \Rightarrow Change Directory command. The Choose a Directory dialog box appears prompting you to choose the current working directory to <pre_compile_libs_path>.
```

In the ModelSim Command Prompt window, type

```
cd {<drive>:\<pre_compile_libs_path>}
```

- 3. Use the command vlib to create some subdirectories to store the libraries to be pre-compiled. For example:
  - vlib mach
  - vlib mach\_vlog
  - vlib generics
  - vlib mgen\_vlog
  - vlib gen\_aux
  - vlib vanmacro
  - vlib vlog\_macro
  - vlib lat\_vitl
  - vlib lsc\_vlg
  - vlib lscsub\_vlg
  - vlib lat\_vhd
  - vlib lsc\_mod
  - vlib j2svlib
- 4. Map the libraries by modifying the modelsim.ini file. Add the following statements to the Library section of the .ini file:

```
mach = <drive>:\<pre_compile_libs_path>\mach
mach_vlog = <drive>:\<pre_compile_libs_path>\mach_vlog
generics = <drive>:\<pre_compile_libs_path>}mach_gen
mgen_vlog = <drive>:\<pre_compile_libs_path>\mgen_vlog
gen_aux = <drive>:\<pre_compile_libs_path>\gen_aux
vanmacro = <drive>:\<pre_compile_libs_path>\vhd_mac
vlog_macro = <drive>:\<pre_compile_libs_path>\vlog_mac
lat_vitl = <drive>:\<pre_compile_libs_path>\lat_vitl
lsc_vlg = <drive>:\<pre_compile_libs_path>\lsc_vlg
lscsub_vlg = <drive>:\<pre_compile_libs_path>\lscsub_vlg
```

```
<pre_compile_libs_path>\lat_vhd
lsc_mod = <drive>:\<pre_compile_libs_path>\lsc_mod
j2svlib = <drive>:\<pre_compile_libs_path>\j2svlib</pre_compile_libs_path>\j2svlib
```

5. Reinvoke ModelSim to compile the libraries. Select the Library ⇒ Browse Libraries command from the Main window. The Library Browser dialog box appears. Click the Add button. In the Create a New Library dialog box, check the radio button a map to an existing library. Fill in the Library and Map to fields as follows:

```
Library work
```

Map to <drive>:\<pre\_compile\_libs\_path>\generics

In the Main window, choose the Compile icon from the toolbar. The Compile HDL Source Files dialog box appears prompting you to choose the source file of the library to be compiled. Click the **Compile** button to start the compilation.

Source files of the libraries can be found at:

```
mach
<isptools_path>\<modelsim_path>\vhdl_src\vantis\mach.vhd
mach_vlog
<isptools path>\<modelsim path>\vhdl src\vantis\mach.vhd
generics
<isptools_path>\<ispsys_path>\generic\vhdl\generics.vhd
gen_aux
<isptools_path>\<ispsys_path>\generic\vhdl\gen_aux.vhd
lat vitl
<isptools_path>\<kits_path>\vhdl\library\src\vital30.vhd
lsc vlq
<isptools_path>\<kits_path>\verilog\library\lsc\*.v
lscsub_vlg
<isptools_path>\<kits_path>\verilog\library\lscsub\*.v
lat_vhd
<isptools path>\<kits path>\vhdl\library\src\func src.vhd
lsc mod
<isptools_path>\<kits_path>\vhdl\library\src\lscmod.vhd
j2svlib
<isptools_path>\<ispsys_path>\pld\vhdl\j2svlib.vhd
```

# Index

#### Symbols

.edf 48 .edn 48 .err 51 .log <u>51</u> .naf 24, 84 .P. special constant 19 .sim 48 .slg 51 .tf <u>34</u> association of 35 .tfi 34 .vhd 27 association of 27, 35 .vht 27 .wdl 97 association of 23 .wet 23, 97

#### **Numerics**

6192 report 132

#### A

AutoSave Option Options menu function in Waveform Editing Tool <u>97</u>

#### B

Boundary Report <u>138</u> Bus name creating <u>83</u> pulses <u>91</u> Bus Radix <u>101</u>

# С

Calculate frequency during Timing Analysis <u>129</u> in Timing Viewer <u>134</u> Clock Frequency Report <u>131</u> Clock Frequency Table Results menu <u>132</u> Clock-to-Output Report <u>131</u> Commands ta <u>139</u> **Commands in Simulator Control Panel** Exit 52 Force 52 Monitor 52 Preset 52 Run 52 Step 52 Configuration for Waveform Editor display options 101 timing options 100 Constants special 19 Copy Externals File menu function in Waveform Editing Tool 25 Creating test stimulus .abv/.abl 15 .tf 34, 36, 42 .vhd 27, 30 .vht/.tb 33 .wdl 22 CYCLE keyword defined in Lattice Logic Simulator 18

# D

Detailed Report <u>131</u>, <u>138</u> Displaying hierarchical level Show command in Waveform Viewer <u>71</u> Displaying waveforms adding new waves <u>83</u> adding nodes <u>84</u> hiding/restoring waveforms <u>87</u> importing names <u>84</u> selecting names <u>86</u> Duration of a pulse <u>91</u>

#### Ε

Editing offset value <u>93</u> Equation simulation <u>53</u> controlling <u>57</u> Equation Simulator equation simulation <u>53</u> invoking <u>55</u> model <u>56</u> test stimulus .abv <u>14</u>, <u>55</u> Exit command in Simulator Control Panel <u>52</u> Export File menu function in Waveform Editing Tool <u>33</u>, <u>42</u>, <u>98</u> Export option <u>98</u>

# F

Files .edf 48 .edn 48 .err 51 .log <u>51</u> .naf 24, 84 .sim 48 .slg <u>51</u> .tf 34 .tfi 34 .vhd 27 .vht 27 .wdl 97 .wet 23 wdl 23 fMAX path tracing 104 Force command in Simulator Control Panel 52 Forcing nodes simulation 84 Frequency calculation from Timing Viewer 134 **Frequency Table** pop-up menus from 138 Functional simulation 44, 45 comparing results with expected values 50 **Functions** of Waveform Viewer 68

#### G

Graphic waveform file creating 22

# Η

HAZ file displaying error information 77 Hide Edit menu function in Waveform Editing Tool 87

# 

Icons Frequency Table 135 Setup and Hold Table 135 Tco Path Table 135 Timing Matrix Table 135 Tpd Table 135 Import Wave Edit menu function in Waveform Editing Tool 24, 84 Importing signal names from NAF file 84 Interaction with Hierarchy Navigator Waveform Viewer 76 ispEXPERT Timing Analyzer Clock Frequency Report 131 Detailed Report 131 functions 120 invoking 139 Module Report 131 node selection 129 settings 129 Setup and Hold Report 131 Summary Report 131 Tco Report 131 Tpd Report 131

# J

JEDEC simulation <u>67</u> Jump menu commands in Waveform Viewer <u>74</u>, <u>75</u>

# Κ

Keywords CYCLE <u>18</u> TEST\_VECTORS <u>17</u> WAIT <u>17</u>

#### L

Lattice Logic Simulator functional simulation <u>44</u> stand-alone mode running <u>47</u> test stimulus .abv <u>14</u> .wdl <u>14</u> timing simulation <u>44</u> Length of a pulse <u>92</u> Libraries compiling for ModelSim 5.2 <u>148</u> pre-compiled in ModelSim 4.7 <u>141</u>

#### Μ

Menus pop-up <u>134</u> ModelSim automatically simulating a design <u>142</u> integrated with ispDesignExpert <u>141</u> libraries <u>141</u> manually simulating a design <u>144</u> running in stand-alone mode <u>145</u>, <u>146</u> test stimulus .tf <u>14</u> .vhd <u>14</u> Module Report <u>131</u> Monitor command in Simulator Control Panel <u>52</u>

#### Ν

Net offset 99 New Wave Edit menu function in Waveform Editing Tool 23, 83, 93 Next Trigger Jump menu function in Waveform Viewer 75 Node Parameters Edit menu function in Waveform Editing Tool 98 Nodes selecting 99

# 0

Offset changing <u>93, 99</u> Open Design File menu function in Simulator Control Panel <u>47</u> Open Stimulus File menu function in Simulator Control Panel <u>48</u>

# Ρ

Path enumeration <u>126</u> Path enumeration <u>126</u> Path Enumeration Report <u>131</u> Patterns building block <u>95</u> creating <u>93</u>

editing 95 inserting 94 repeating 96 scaling 95 Performance Analyst batch mode 115 fMAX 104 invoking 111 tCO **107** tCOE 108 timing model 103 tOE 108 tPD 106 tSU 105 Polarity changing 99 Pop-up menus from Signal Navigator 134 Timing Tables 137 Post-route simulation 44, 45 Preset command in Simulator Control Panel 52 Print File menu function in Waveform Viewer 78 **Project Navigator** running Waveform Editor 81 Window menu function Simulator 47 Prompt line 70 Pulse length changing 92 Pulses adding 91 selecting 91

# Q

Query Object menu function in Waveform Viewer 76

# R

Remove Edit menu function in Waveform Editing Tool 87 Reports Clock Frequency 131 Detailed 131 Module 131 Setup and Hold 131 Summary 131 Tco 131

#### Tpd <u>131</u> Results Clock Frequency Table <u>132</u> comparing in functional simulation <u>50</u> Setup and Hold Table <u>132</u> Tco Table <u>132</u> Timing Report <u>132</u> Tpd Table <u>132</u> Run command in Simulator Control Panel <u>52</u> Simulate menu function in Simulator Control Panel <u>46</u>, <u>49</u> Running Waveform Viewer simulation <u>46</u>, <u>49</u>, <u>55</u>, <u>67</u>, <u>69</u>

# S

Save commands in Waveform Editing Tool 97 in Waveform Viewer 78 Selected Path Boundary Report 132 Selected Path Detailed Report 132 Selected Path Summary Report 132 Set Trigger Object menu function in Waveform Viewer 75 Setup and Hold Evaluation 123 Setup and Hold Report 131 Setup and Hold Table Results menu 132 Setup time 123 Show Edit menu function in Waveform Editing Tool 25, 86, 87 in Waveform Viewer 71 Show Waveforms View menu function in Simulator Control Panel 46 Signal Navigator 133 pop-up menus 134 Simulating a design with ABEL-HDL test vector 45 with graphic waveform file 45 with Verilog test fixture 142 with VHDL test bench 142 Simulation functional 45 JEDEC 67 log and status files 51 post-route handling XRESET and XTEST\_OE 143 report 57 timing (post-route) 45

VHDL and Verilog HDL 142 control 143 Simulation values displaying in schematic 77 Simulator required for Waveform Viewer 69 Window menu function in Project Navigator 47 Simulator Control Panel File menu functions Open Design 47 Open Stimulus 48 running Waveform Editor 81 Simulate menu function Run 46.49 View menu functions Show Waveforms 46 Simulator Log 51 Simulator Log View menu function in Simulator Control Panel 51 Simulators Equation Simulator 43, 53 Lattice Logic Simulator 43, 44, 47 ModelSim Simulator 140 Spans selecting 92 Special constants test stimulus 19 usage of .P. 19 State of a pulse 90 Step command in Simulator Control Panel 52 Summary Report 131 Syntax timing analyzer 139

# Ţ

Tco calculation <u>125</u> report <u>131</u> table <u>132</u> tCO path tracing <u>107</u> Tco Table Results menu <u>132</u> tCOE path tracing <u>108</u> Test stimulus graphic waveform file (.wdl) <u>22</u> Syntax for ABEL test vector <u>17</u>

CYCLE 18 Special constants 19 TEST\_VECTORS 17 WAIT 17 test vector file (.abv) 15 types of 14 Verilog test fixture file (.tf) 34 VHDL test bench file (.vhd) 27 Test vector file creating 15 TEST VECTORS keyword 17 **Timing Analysis** frequency calculation 121 hold time 123 path analysis 120 setup time 123 Tools menu function in ispEXPERT Compiler 131 Timing Analyzer Settings Tools menu function in ispEXPERT Compiler 139 Timing analyzers ispEXPERT Timing Analyzer 102, 120 Performance Analyst 102, 103 **Timing Explorer** accessing 133 adjust table columns 135 Signal Navigator 133 **Timing Matrix Table** pop-up menus from 137 Timing Path Report 138 **Timing Paths** displaying 138 Timing Report Results 132 Results menu 132 Timing simulation 44, 45 tOE path tracing 108 Tpd calculation 125 report 131 table 132 tPD path tracing 106 Trigger defined 75 tSU path tracing 105

#### V

Verilog test fixture creating manually 34 using Verilog test fixture template 36 using Waveform Editor 42 exporting 42 sample Declarations Include file 40 sample file 36 VHDL and Verilog HDL simulation ModelSim 140 VHDL test bench creating manually 27 using VHDL test bench template 30 using Waveform Editor 33 exporting 33 sample file 30 View menu commands in Waveform Viewer 73 View Report File menu function in Waveform Viewer 77

# W

WAIT kevword defined in Lattice Logic Simulator 17 Waveform Editing Tool Edit menu functions Import Wave 24 New Wave 23 Show 25 File menu function Copy Externals 25 Waveform Editor adding nodes 84 auto-saving 97 changing pulse parameters 91 configuration 100 creating Patterns 93 creating stimulus file 98 displaying names 83 drawing waveforms 89 editing waveforms 90 exporting Verilog test fixture 42, 98 VHDL test bench 33, 98 hiding/restoring waveforms 87 running from Project Navigator 81 from Simulator Control Panel 81

selecting parts of waveforms 92 stimulus creating 82 Waveform Viewer analysis techniques 76 bus logic values 72 cross-probing with Hierarchy Browser 72 described 68 displaying error information 77 displaying signals 71 displaying simulation values in schematic 77 Find Item command from Hierarchy Navigator 76 jumping to events 75 locating nets 76 logic-level measurements 76 printing waveforms 78 Probe Item command from Hierarchy Navigator 76 prompt line 70 Query command from Hierarchy Navigator 76 saving waveform configuration 78 selecting waveforms to view 71 simulator required 69 time-difference measurements 76 triggers 75 viewing controls 73 window components 69 Waveforms creating 89 editing 90 hiding 87 references 87 removing 87 repeating 96 restoring 87

#### Χ

scaling 95

XRESET and XTEST\_OE handling in post-route simulation <u>143</u>