

Models1492 and 2092

SERVICE MANUAL

2 YEAR LIMITED WARRANTY

This product is warranted by CERONIX to be free of defects in material and workmanship for a period of two years from the date of purchase.

In case of a fault, developed during this time, it is the customer's responsibility to transport the defective unit to CERONIX or one of the authorized service centers for repair. Please attach a note describing the problem. All parts and labor are free of charge during the warranty period.

> **CERONIX** 12265 Locksley Lane Auburn, CA. 95602-2055 (530) 888-1044

This warranty does not cover mechanical breakage due to physical abuse.

CERONIX shall not be liable for any consequential damages, including without limitation damages resulting from loss of use. Some states do not allow limitation of incidental or consequential damages, so the limitation or exclusion may not apply to you.

This warranty gives you specific rights and you may also have other rights which vary from state to state.

Recognized under the Component Program of Underwriters Laboratories Inc. and the Canadian Standards Association.

COPYRIGHT © 1988, 1990, 1998

CERONIX

All rights reserved.

The information contained in this manual is subject to change without prior notice.

ABOUT THIS MANUAL

This manual is specifically written to aid the service technician, repairing CERONIX Models 1492 and 2092 color monitors.

There are three main sections:

- 1. General Description.
- 2. Circuit Description.
- 3. Solutions to Problems.

 To understand how the Monitor works, it is best to know what each circuit does and how each circuit relates to the other circuits. The Block Diagram is presented in a simplified view and a comprehensive view to accomplish the goal of understanding the whole unit. Once the general picture is clear, the complexity of each circuit will be easier to understand.

 The Circuit Description is also written in two views, a simplified view and a detailed view to help give the reader a clear understanding of what each component does. This understanding is most helpful for the more complex problems or multiple problems that sometimes occur.

 The Trouble Finder section is made up of an index, which lists symptoms of problems, and a list of possible solutions. Part of this section also deals with setting up conditions which make it easier to trouble shoot specific circuits such as the power supply.

TABLE OF CONTENTS

About This Manual. 1

CERONIX Models 1492 and 2092 Electrical Specification. 3 & 4 Drive Signals to the Monitor Input voltage and waveforms, work sheet. 5

Equipment setup for repairing the Model 1492 Monitor. 47 Problem Solving Tools. 48

Appendix A --- Setup and Convergence Procedure. 49 Appendix B --- Video Interface Programs. 50 to 55 Appendix C --- Resistor Array Layout for; B, C, G, H, I, & J. 57 & 58

 $\begin{bmatrix} 2 \end{bmatrix}$

CERONIX MODELS 1492 and 2092 Electrical Specification

Focus on the flyback transformer and an optional Horizontal hold control. The board <u>Controls</u> are located on the main PCB, and are:

* For start of horizontal sync 1.7uS after end of picture.

The "Drive Signals To The Monitor Input" form is included here for those people who have problems interfacing their drive electronics with the Ceronix Monitor.

DRIVE SIGNALS to the MONITOR INPUT voltage and waveforms, work sheet.

If available, sketch the video drive circuit on the back of a copy of this form.

 Complete form and send to: CERONIX, 12265 Locksley Lane If there are any questions, call (530) 888-1044. Auburn, CA. $95602 - 2055$ $\binom{5}{5}$

1492 and 2092 Simplified Block Diagram

 This block diagram gives a broad view of the circuit organization of the 1492 and 2092 monitors. The blocks with the bold outline represent circuits that are quite different than most other monitors.

 The auto bias circuit is designed to actively compensate for picture tube and circuit drift which normally cause the color balance to become unbalanced and also brightness variation. This circuit eliminates the need for the color setup procedure.

 The horizontal size control circuit permits the horizontal size to be adjusted from a remote control board instead of a coil on the main board. It is also used to compensate for pincushion distortion and acts as an anti-blooming circuit by correcting for horizontal size variations which are caused by the additional load on the flyback transformer under high beam current conditions.

 The 1492 and 2092 power supplies differ from most other monitors because of their high efficiency switching mode power supply. It is not difficult to troubleshoot if the techniques presented in this manual are clearly understood. Careful reading of all the information presented in this manual will make trouble shooting of the CERONIX monitor no more difficult than any other monitor and maybe even easier.

Refer to the block diagram on page 13 (foldout) when reading this description.

 $|A|$

The Video Interface is designed around a custom IC and will accept positive or negative analog video signals and also 4 line TTL. This IC also has a built in multiplier circuit for the master gain control and blanking. Resistors are used to protect the IC and to set the gain. The programmed gain is dependent on the input signal amplitude except on TTL. Solder jumpers are used to program the Video Interface for the type of input signal to be received. The output of the IC drives the video amplifiers. This drive is a current where 0 mA is black and 4.5 mA is a satur`ted color.

The Video Amplifiers are of the push pull type. They are built partly on thick films and partly on the PCB. Spreading out the amplifier reduces the component heat and improves the life of the unit. The bandwidth is 8 MHz with 60Vp-p output. The rise and fall times are .04uS.

 B

\overline{c}

 The Beam Current Feedback circuit directs most of the beam current of each amplifier to the beam current buffer. The only time this current is measured by the auto bias circuit is during the time of the three faint lines at the top of the screen and three lines thereafter. The auto bias circuit is designed to adjust the video amplifier bias voltage such that the beam current of each of the three guns is set (programmed), at this time.

$|D|$

The Beam Current Buffer converts the, high impedance low current, beam current signal into a low impedance voltage. This voltage is applied to the auto bias IC through a 200 ohm resistor. After the three lines of beam current are measured, the program pulse from the auto bias IC, produces a voltage drop across this 200 ohm resistor that equals the amplitude of the beam current voltage.

E

The **Auto Bias IC** is a combination of digital and analog circuitry. The digital part is a counter and control logic which steps the analog circuits through a sequence of sample and hold conditions. The analog part uses a transconductance amplifier to control the voltage on a 10uF capacitor (one per gun). This voltage is buffered and sent to the video amplifhers as the bias voltage. In monitors without auto bias, this voltage has to be set manually using a setup procedure to set the color balance. With the auto bias, the color balance is set during the end of each vertical blanking time.

The control sequence is:

- 1. Grid pulse on G1 causes cathode current (3 lines top of screen) which is transmitted by the beam current feedback to the beam current buffer where it is converted to a voltage and applied to the auto bias input pin.
- Auto bias IC outputs a reference voltage at its input pin which 2. sets the voltage across the coupling capacitor. This coupling capacitor voltage is directly dependent on beam current.
- After the grid pulse is over, the program pulse matches the 3. voltage from the beam current buffer. If the voltage from the beam current buffer, during the grid pulse, is the same as the voltage from the program pulse, the bias is correct and no bias adjustment is made for that vertical cycle.

$F₁$

 The aging of the picture tube (CRT) not only affects the balance of the cathode cutoff voltage, which is corrected by the auto bias circuit, but it also affects the gain of the CRT. The Auto Bright circuit actively corrects for CRT gain changes by sensing any common bias change from the auto bias circuit and adjusts the screen voltage to hold the average bias voltage constant. The lower adjustment on the flyback transformer is used to set the auto bright voltage to the center of its range. This sets up a second control feedback loop to eliminate picture variation due to the aging of the picture tube.

G

The <u>CRT</u> is a 90° deflection type color picture tube with a 25KV EHT and has integral implosion protection.

H

 Blanking is accomplished by setting the gain of the interface IC to zero during blank time. The Horizontal Blanking pulse is generated by amplifying the flyback pulse. The Vertical Blanking pulse is started by the vertical oscillator and ended by the counter in the auto bias IC via the "bias out" pulse. The Master Gain control, located on the remote PCB, sets the gain of the video signal when blanking is not active. The Beam Current Limiter circuit, which is designed to keep the FBT from overloading, will reduce the video gain if the average beam current exceeds .75mA.

I

 $J \mid$

The **Sync Interface** can be made to accept separate or composite sync. Two comparators are used to receive sync, one for vertical sync and the other for horizontal sync. Resistor dividers are used to protect the comparator IC from over voltage damage.

The Vertical Control circuit consists of:

- 1. Vertical sync circuit.
- 2. Vertical oscillator.
- 3. Linear ramp generator.
- 4. Output control and bias circuits for controlling the power driver.

The active components that make up these circuits, except for part of the bias circuit, are located in the deflection control IC (LA7851). The vertical sync circuit is capable of accepting either positive or negative going sync pulses without adjustment. The vertical oscillator in the LA7851 is set at 45 Hz and will sync up to 65 Hz without adjustment. The deflection yoke is driven with a linear current ramp which produces evenly spaced horizontal lines on the raster. This linear ramp is generated by supplying a 1uF capacitor with a constant current. The vertical output voltage is held within range (biased) by a timer which partly discharges the 1uF ramp capacitor at the start of vertical retrace. The duration of the timer is controlled by the vertical output voltage and the vertical auto bias circuit.

K

The Vertical Auto Bias circuit greatly increases the range of the bias circuit built into the LA7851. It is made up of a negative peak detector and an amplifier which outputs current to the normal bias circuit, but with a much lower frequency response. This then eliminates the need for adjustments during production and permits the use of 50Hz and 60Hz vertical sync with only a size adjustment on the remote control board.

K

The aging of the picture tube (CRT) not only affects the balance of the cathode cutoff voltage, which is corrected by the auto bias circuit, but it also affects the gain of the CRT. The Auto Bright circuit actively corrects for CRT gain changes by sensing any common bias change from the auto bias circuit and adjusts the scre en voltage to hold the

M

The **Horizontal Control** incorporates a variable sync delay and a phase locked loop to generate the horizontal timing. The H POS. adjustment on the remote control board sets the sync delay time which controls the picture position. The phase locked loop uses the flyback pulse to generate a sawtooth wave which is gated with the delayed sync pulse to control the horizontal oscillator.

N

 The Horizontal Driver supplies the high base current necessary to drive the horizontal output transistor which has a beta as low as three. It also protects the horizontal output transistor since it is a transformer and cannot keep the base turned on for longer than its inductive time constant.

\vert O

 The Horizontal Output transistor is mounted to the rear frame which acts as a heat sink. The collector conducts 1,000 volt flyback pulses which should not be measured unless the equipment is specifically designed to withstand this type of stress. A linear ramp current is produced in the horizontal yoke by the conduction of the horizontal output transistor (trace time). A fast current reversal (retrace time) is achieved by the high voltage pulse that follows the turn off of the horizontal output transistor. This pulse is due to the inductive action of the yoke and flyback transformer.

P

The main function of the Flyback Transformer (FBT) is to generate a 25,000 volt (EHT) potential for the anode of the picture tube. This voltage times the beam current is the power that lights up the phosphor on the face of the picture tube. At .75mA beam current the FBT is producing almost 19 watts of high voltage power. The FBT also sources the focus voltage and the filament power. The FBT has a built in high voltage load resistor which stabilizes the EHT, for the low beam current condition. This resistor also discharges the EHT, when the monitor is turned off, which improves the safety of handling the monitor.

\mathbf{Q}

The Remote Control PCB houses the:

R

The Horizontal Size Control circuit has four inputs:

- # SIGNAL FUNCTION
- 1. Horizontal size ---------------------- Horizontal size control
- 2. Beam current ----------------------- Blooming control
- 3. Vertical linear ramp ---------------- (#4)-(#3)=Vertical parabolic
- 4. Vertical parabolic $+V$. linear ramp (Pincushion)

The horizontal size control circuit sums the four signals at one node to produce the diode modulator control voltage.

$|S|$

 The Diode Modulator is a series element of the horizontal tuned circuit. It forms a node between GND and the normal yoke return circuit. If this node is shorted to GND, maximum horizontal size is present. A diode is used to control the starting time of the retrace pulse at this node. The reverse conduction time is dependent on the forward current because the current waveform at this node has to exceed the forward current in the diode. A diode, placed in series with the yoke, is then used to control the retrace pulse amplitude across the yoke. The horizontal size, therefore, is controlled by controlling the current to this diode via the horizontal size control circuit.

$|T|$

A Voltage Doubler is used in the power supply for two reasons:

- 1. To improve the efficiency of the power supply.
- 2. To permit 120 volt and 220 volt operation. For the 220 volt operation the voltage doubler is replaced with a bridge rectifier.

$|U|$

The **Switching Regulator** is synchronized to the horizontal pulse and drives a power MOSFET. Unlike most regulators that have a common GND, this power supply has a common V+ and current is supplied from V- to GND. The MOSFET is connected to V- and signal ground (GND) through a transformer which is used as an inductor for series switchmode regulation. An operational amplifier, voltage reference, comparator, and oscillator in the power supply controller IC are used to accomplished regulation by means of pulse width modulation.

 The transformer has two taps on the main winding which are used to generate the $+16$ volt and $+24$ volt supplies. It also has a secondary which is referenced to V- and supplies the power supply. Since the power supply is generating its own power, a special start up circuit is built into the power supply controller $I\overline{C}$ that delays start up until its supply capacitor is charged up enough to furnish the current to start the power supply. This capacitor is charged with current through a high value resistor from the raw dc supply. This is why the power supply chirps when an overload or underload occurs.

V

The Load consists of the video amplifiers and the horizontal flyback circuit. The power supply will not operate without the load since the voltage that sustains the power supply comes from a secondary in the power transformer and depends on some primary current to generate secondary current.

\sqrt{W} & \sqrt{X}

A separate $+12V$ regulator for the video and the deflection circuits are used in this monitor to minimize raster and video interactions. This also simplifies PCB layout, since the video GND loops are separate from the deflection GND loops.

$|Y|$

The Over Voltage Protect circuit is built into the power supply and monitors the flyback transformer peak pulse voltage. This circuit will turn off the power supply and hold it off if the EHT exceeds its rated value. This circuit not only provides assurance that the X-ray specifications are met but also protects the monitor from catastrophic failure due to a minor component failure.

1492 & 2092 Monitor Block Diagram

VIDEO INTERFACE CIRCUIT DESCRIPTION (+ & - Analog)

 The video interface circuit is a general purpose RGB type input circuit. This circuit connects the external video signal to the video amplifiers. It can accept positive going analog, negative going analog, and 4 line TTL. The particular mode of operation is selected by placing solder bridges on the foil side of the PCB. The solder bridge patterns are given in appendix A. Simplified video interface circuit:

 In the negative analog mode, the video signal has a black level which is the -A BL voltage. This voltage is normally 5.6V and may be set to 5.1V by adding solder connection (R). The saturated color is the lowest input voltage (.9V-1.1V). To prevent input line ringing from exceeding the saturated color voltage limit, a clamp diode $\boxed{20}$ has been added. The current amplitude to the video amplifiers is defined by resistors $\boxed{21}$ & $\boxed{18}$ and the master gain voltage.

In the positive analog mode, a bias current flows to the input which is set by resistor $\boxed{33}$ at the +Analog Enable input. This current produces a voltage, across the parallel resistance of the (game and $\boxed{04}$) plus resistor $\boxed{21}$, at the IC pin 2. Without this bias current the black level input voltage to the C5346 would be 0V and resistor $\boxed{23}$ would not be needed. With a bias resistor of 15.8K, the bias current is .6mA. If the external source resistance is 300 ohms, the black level voltage at pin 2 is .27V. A black level voltage of .3V is set by resistor divider $\boxed{23}$, $\boxed{24}$ to compensate for the bias current voltage drop. The input termination resistor $\boxed{04}$ reduces video line ringing and sets a dark screen when the video input connector is disconnected. The saturated color is the highest input voltage. There are two standard, saturated color, voltages available: $1.6V$ (i) connected and $3.2V$ (b) connected. (16)

VIDEO INTERFACE CIRCUIT DESCRIPTION (TTL)

 In the 4 line TTL mode the red, green, and blue video lines will pass color when high. The intensity of the color is set by the fourth TTL line. Saturated color is displayed when the intensity line is high or open, and when it is low, the displayed color is half intensity. Although the R, G, and B lines are logic lines, the intensity line is an analog line. To insure full saturated color, the TTL driver to the intensity line should have no other loads. The, 1K to GND, input resistor on the color lines may be installed to keep the screen dark when no video input cable is connected. The logic 0 voltage at the input is 0 to .4V ω .6mA. The logic 1 voltage at the input is 2.7V to 5.5V @ -2.1mA with the 1K pulldown and .6mA without.

 Refer to the video interface schematic to the right for the following component description. Both the blanking and the gain control is accomplished by the Master Gain line to the video interface IC (C5346 pin 12). Resistors **054, 055, 056, 057, & 094** provide five programmable voltages for setting the max. MG voltage. The video gain is also affected by each of the input modes. Resistors $\boxed{021}$, $\boxed{018}$, $\boxed{043}$, $\boxed{044}$, $\boxed{011}$, and $\boxed{014}$ set the video gain for the -Analog mode and provide protection to the video interface IC inputs in the +Analog and TTL modes. Resistors [014] and [030] modify the blue video response in the Analog mode. The video gain, for the +Analog mode is set by resistors $\boxed{023}$, $\boxed{024}$, $\boxed{038}$, [034], $[0.37]$, $[0.035]$, $[0.08]$, $[0.007]$, and $[0.031]$. The TTL video gain is set by resistors $[0.03]$, $[0.13]$, and $\boxed{015}$. In the +Analog mode, (G) , (H) , AND (I) are bridged to reduce the offset voltage caused by the bias current. Also, input termination resistors $\boxed{004}$, $\boxed{026}$, and $\boxed{001}$ are used to improve input line matching. In the TTL mode resistors $\overline{005}$, $\overline{027}$, and $\overline{002}$ may be 1K & programmed in. A clamp circuit is used in the -Analog mode to reduce the effect of line ringing. Resistors $\boxed{050}$ and $\boxed{051}$ provide a reference voltage which is buffered by PNP transistor $\boxed{053}$, load resistor $\boxed{052}$, capacitor $\boxed{025}$, and applied to diodes $\boxed{020}$, $\boxed{042}$, and $\boxed{012}$ to perform this clamping function. (P) is bridged to reference the clamp to GND for the +Analog and TTL modes. Resistor $\boxed{016}$ is used to set the -Analog black level lower than 5.6 volts. If the -Analog black level is set below 4.9 volts, both resistors $\boxed{016}$ & $\boxed{017}$ are used to override the chip resistor tolerance. The black level for the blue channel may be increased for all modes by connecting resistor $\boxed{030}$. The C5346 $\boxed{036}$ has, built in, separate circuits for each of the three input modes. These modes are selected by bridge points $\mathbb{Q} \& \mathbb{Y}$.

VIDEO INTERFACE SCHEMATIC

VIDEO AMPLIFIER CIRCUIT, FUNCTION, DESCRIPTION

 The video amplifier, is a high speed push pull amplifier, which can swing as much as 92 volts. The maximum dynamic output swing is limited to 60 volts. The rest of the output voltage range is reserved for bias adjustment. +127V

 The video amplifier's output voltage, With no input signal, is the black level which is the picture tube cut off voltage. This voltage is set for each of the three video amplifiers by the auto bias circuit. This black level voltage has a range of 80V to 112V.

 The voltage swing at the output is 60 volts for a 4.3 mA current signal from the C5346. For this same 4.3 mA current signal the voltage swing at the video amp. input is 1.32 volts and the -input voltage swing at the NE592 is .75 volts. The reason for using the voltage matching resistor B6 is that the C5346 minimum output voltage is 7.7 volts, and the bias voltage at the NE592 B6 input is 5.3 volts.

VIDEO AMPLIFIER CIRCUIT DESCRIPTION

 The control circuit for the video amplifier is located on the B PRA (B precision resistor array). The B PRA includes all the $\overline{\text{Bxx}}$ resistors and the NE592. All of the parts labeled $\overline{\text{xxR}}$, \overline{xxG} , and \overline{xxB} , are components located on the circuit board, which are part of the red, green, and blue video amplifiers.

 The video amplifier's stability and precise response to the input signal comes from a combination of the geometric layout of the B PRA and the high frequency response of the NE592. The NE592 stabilization capacitor $\boxed{B00}$ is an integral part of the B PRA conductor layout. Resistor $\boxed{B4}$ is used to boost the NE592 drive current to the PNP transistor $\boxed{87B}$. The NE592 bias circuit, at the input side, consists of $\boxed{B5}$, $\boxed{B6}$, and $\boxed{B9}$. The negative feedback bias resistors are, $\boxed{ \text{B11}}$, $\boxed{\text{B10}}$, and $\boxed{\text{B12}}$ with $\boxed{\text{B17}}$ as the output feedback resistor. Resistors $\boxed{B19}$ and $\boxed{B20}$ are connected to solder pads which, when bridged, permit the 1492 B PRA to be used on the models 1490 and 1491 monitors.

The NE592 gain is set by resistor $\boxed{B8}$. The drive signal from the NE592, $\boxed{B22}$ pin 7, is coupled to the base of the NPN transistor $\boxed{83B}$ through an impedance matching resistor $\boxed{B2}$. This drive is also coupled to the base of the PNP transistor $\overline{87B}$ via a coupling capacitor $\overline{82B}$. The NE592 output voltage range is 6V to 10V, which is the reason for the 7.9 volt NPN bias line. The 7.9 volt bias line is generated by buffering a voltage divider, formed by resistors $\lceil \overline{097} \rceil$ The 7.9 volt bias line is generated by buffering a voltage divider, formed by resistors <u>[097</u>
and <u>[100</u>], with a PNP darlington transistor <u>[098]</u>. A capacitor <u>[095</u>] is connected to shunt the high current spikes to GND. This line is common to all three video amplifiers.

19

The AC current gain is set by resistor $\boxed{B3}$ for the NPN output transistor and by $\boxed{B13}$ for the PNP output transistor which is AC coupled via a capacitor $\overline{\{84B\}}$. On a positive output transition of the video amplifier, the current of the PNP transistor can go as high as 32mA and on a negative transition the current drops to 0mA

VIDEO AMPLIFIER SCHEMATIC

 For low output distortion, the PNP transistor is biased with a 6 mA current. The NPN transistor and resistor $\boxed{B17}$ conduct the PNP bias current to GND. Diode $\boxed{86B}$ balances the PNP base to emitter voltage. Resistors $\boxed{B1}$ and $\boxed{B14}$ set the voltage across $\boxed{B15}$ which define the video amplifier output stage bias current. A quick way to check this current, is to measure the voltage drop across the 510 ohm $\overline{85B}$. The permissible voltage range is listed on the schematic as 1.5-2.4V. The PNP and NPN collector resistors $\boxed{ \text{B16}}$ and $\boxed{85\text{B}}$ help stabilize the amplifier and provide some arc protection. Resistor $\boxed{B18}$ is used to decouple the video amplifiers from the +127V line. Capacitor $\overline{096}$ is used to decouple the +12 volt line close to the video amplifiers. If this capacitor or the 7.9V line capacitor $\boxed{095}$ is open, the video may be unstable and distorted. Resistor $\boxed{B7}$ is the auto bias output load resistor.

 If there is a problem with the video, first check the output waveform of the video amplifier, with the oscilloscope, if ok the problem is not in the video section. If not ok, check the input waveform at B PRA pin 8, if not ok there, check the video interface, If ok at the video amplifier input, refer to this section to help with analyzing the video amplifier problems.

SOCKET BOARD , DEGAUSSING CIRCUIT, AND LEGEND DESCRIPTION

protect the main board against arc related voltage spikes which originate in the CRT.

 The tube socket has built in spark gaps which direct part of the arc energy to the tube ground (aquadag) through a dissipation resistor $\boxed{403}$. The remaining high voltage from an arc is dropped across current limit resistors: Resistors [406], [411], and [404] and diodes $\boxed{407}$, $\boxed{408}$, & $\boxed{410}$ protect the video amplifiers by directing the arc energy to capacitor $\boxed{414}$. Since arcing does not normally occur in rapid succession, capacitor $\boxed{414}$ is left to discharge by the leakage current of diodes $[407]$, $[408]$, & $[410]$ and zener diode $[412]$ is not normally used. The grid pulse transistor is protected by a low pass filter made up of resistors $\boxed{422}$ & $\boxed{425}$ and capacitor $\boxed{423}$. The auto bright transistor $\boxed{417}$ is protected by resistors $\boxed{416}$ & $\boxed{420}$ and by a low pass filter comprised of resistors $\boxed{413}$, $\boxed{418}$, & $\boxed{415}$ and capacitor $\boxed{421}$. Resistors $\boxed{402}$ & $\boxed{424}$ reduce the arc energy from the tube ground to signal GND. 245 3A FUSE

The current gain of the auto bright control loop is set by resistor $\boxed{420}$.

The filament current is fine tuned by resistor $\boxed{405}$.

The degaussing coil $\boxed{432}$ is energized when power is turned on. It then rapidly turns off due to the heating of posistor $\boxed{244}$.

Legend Description

supply be sure that the other scope probe is not connected to GND.

241

244

CC2

≫ ≫

> BF 5ROM 125

BLANKING AND MASTER GAIN CIRCUIT, FUNCTION, DESCRIPTION

 Blanking in this monitor is accomplished by reducing the video gain to zero during the vertical and horizontal blank time. During video time, the gain is set by the master gain control which is located on the remote control PCB. If the overall beam current exceeds .75mA for more then ten frames, the beam current limiter circuit will reduce the video gain to protect the FBT.

SIMPLIFIED GAIN CONTROL CIRCUIT:

 The video P-P voltage amplitude at the cathodes, is the video input signal amplitude times the master gain control setting times the video amplifier gain. The gain select resistors set the maximum video gain via the master gain line. For a greater range of brightness, (highlighting) the video system is allowed to supply high peak video currents which could damage the FBT if sustained. The beam current limiter circuit insures that the long term maximum beam current is not exceeded.

Horizontal blanking is achieved by amplifying the flyback pulse (FBP) with transistor $[104]$. Vertical blanking starts as soon as the LA7851 starts the vertical retrace sequence and is terminated by the auto bias, bias active signal. A comparator is used to sense the vertical bias O/S, at pin 16 of the LA7851, which goes low when vertical retrace starts. Capacitor $\frac{132}{2}$ holds the vertical blanking active, between the vertical bias O/S pulse, and the bias active pulse. When the bias active line goes high, the capacitor $\boxed{132}$ is reset and vertical blanking ends, after the bias active line returns to it's high impedance state.

BLANKING AND MASTER GAIN CIRCUIT DESCRIPTION

The master gain control $\sqrt{485}$ is connected to the video gain line through a 1K resistor $\boxed{58}$. The voltage range of the video gain line is programmable via resistor $\boxed{094}$ and solder bridges at (S) , (T) , $\&$ (U) which may connect resistors $[$ 54 $]$, $[$ 55 $]$, $[$ 56 $]$, and 57 to the video gain line. This arrangement permits a variety of input signals and 57 picture tubes to be used with the same monitor PCB.

Horizontal blanking (H_B) is added to the gain line by transistors $\boxed{104}$. This transistor pulls $\,$ down on the gain line through diode $\overline{102}$ when the flyback pulse is high. Capacitor $\boxed{197}$ is charged by diodes $\boxed{105}$, $\boxed{106}$ and resistor $\boxed{112}$ such that, as soon as the flyback pulse starts going positive the NPN transistor $\boxed{104}$ turns on and horizontal blanking starts. The time constant of capacitor $\boxed{197}$ and resistors $\boxed{112}$ and $\boxed{107}$ is chosen such that the capacitor will lead the FBP on the downward slope and turn the horizontal blanking transistor off just at the end of the FBP.

 Vertical blank time is started when a low going pulse from the LA7851 pin 16 causes the output, pin 7, of the dual comparator $\boxed{155}$ to go low. Capacitor $\boxed{132}$ is discharged through resistor $\sqrt{135}$ at this time. After the end of the LA7851 pulse, the capacitor $\sqrt{132}$ holds the output, pin 1 of the comparator, low until the bias active pulse recharges the capacitor $\boxed{132}$ through diode $\boxed{134}$. During the high time of the bias active pulse, the second comparator output is still low, because of the voltage drop across the diode $\boxed{134}$. The end of vertical blank time occurs when the bias active line returns to it's high impedance state. The capacitor $\boxed{132}$ holds the charge from the bias active pulse until the next vertical blank time.

 The video gain line will source up to 32mA during blank time, which is the reason for buffering the vertical blank comparator with a PNP transistor $\boxed{139}$ and E-B resistor $\boxed{129}$. Resistors $\boxed{137}$ and $\boxed{138}$ supply a voltage that is midrange relative to the LA7851 pulse for maximum noise immunity. Resistors $\boxed{133}$ and $\boxed{136}$ also supply another midrange voltage for the bias active pulse and the, vertical blanking, hold capacitor to work against. Resistors $\boxed{124}$ and $\boxed{156}$ are used as jumpers.

 The beam current limiter circuit uses the base to emitter voltage of a darlington transistor $\lfloor 65 \rfloor$ to set the maximum beam current. The beam current is converted to a voltage across resistor $|G17|$. This voltage is applied to a long time constant RC circuit, resistor \lfloor 70 and capacitor \lfloor 66 , before it is sensed by the darlington transistor. Resistor [65A] has been added to protect the darlington transistor from arc energy. The sharpness of the limiting response is set by resistors $\lfloor 64 \rfloor$ and $\lfloor 71 \rfloor$. Transistor $\boxed{63}$ then, reduces the video gain by pulling down on the master gain line upon excessive beam current.

BLANKING AND MASTER GAIN SCHEMATIC

Board No.s 001 to 100 REPLACEMENT PARTS LIST Models 1492 and 2092

Board No.s 101 to 200 REPLACEMENT PARTS LIST Models 1492 and 2092

 $\boxed{26}$

Board No.s 201 to 300 REPLACEMENT PARTS LIST Models 1492 and 2092

Board No.s 301 to 490 REPLACEMENT PARTS LIST Models 1492 and 2092

 $\boxed{28}$

Block Diagram Review

AUTO BIAS AND AUTO BRIGHT CIRCUIT, FUNCTION, DESCRIPTION

 The auto bias circuit is a control system that forms a closed loop for controlling the CRT bias voltage. It generates a set of conditions where the current near the cutoff voltage of each gun is measured, and then adjusts the bias voltage of the video amplifiers, to set the correct black level voltage for each gun. This color balance adjustment is necessary, since each gun in the color picture tube can have a different cutoff voltage, which also, will change as the CRT ages.

 If the picture tube gain changes, the auto bias circuit would adjust all three guns in the same direction to maintain constant black level. This effect reduces the auto bias voltage range which is needed for the cathode differential voltage adjustment. To prevent this occurrence a second control loop is added to the system. This second control loop is called the auto bright circuit and corrects for CRT gain changes. The auto bright circuit senses any common bias voltage change and controls the screen grid (G2) to hold the common bias voltage constant.

SIMPLIFIED PICTURE TUBE VIDEO BIAS CONTROL CIRCUIT: (One channel shown)

 The auto bias circuit performs all of its sensing and bias corrections during the sixteenth to the twenty first horizontal cycle, after the vertical blanking has started. Before the sixteenth cycle, the SW in the auto bias IC is open (SW in "C" position).

 During the 16,17, and 18 horizontal cycle, the CRT is brought out of cutoff by the grid pulse. The resulting beam current produces a voltage at the beam current buffer output. This voltage is applied to the coupling capacitor $\boxed{122}$. At the other side of the coupling capacitor is the channel input, which is clamped to V ref. (SW in "A" position). The voltage amplitude of the amplifier output with the cathode current information is then stored in the coupling capacitor $[122]$ during this time.

 During the next three horizontal cycles (19, 20, and 21), the SW is switched to pass current to capacitor $[127]$ which is the bias voltage storage capacitor. At the same time a program pulse is applied to resistor $\boxed{\text{C8}}$ which, if the bias was correct during the previous cycle, exactly balances the voltage stored in the coupling capacitor and no difference is sensed at the channel input. The channel amplifier, in this case, does not output current and the voltage of capacitor $\boxed{127}$ stays unchanged.

 If the CRT cathode is too far into cutoff, less beam current flows, the beam current buffer puts out a smaller negative pulse, less voltage is stored in the coupling capacitor, the program pulse amplitude (which is constant) is now larger than the stored (beam current) voltage and the channel amplifier will add current to the bias voltage, storage capacitor [127], correcting the low bias voltage which caused the cathode to be too far into cutoff. After the program pulse is over, the SW is switched to the open position again and the next time the bias voltage can be adjusted is during the next vertical blank time.

AUTO BIAS AND AUTO BRIGHT CIRCUIT DESCRIPTION

The beam current feedback circuit uses a PNP video transistor $[91R]$ to direct most of the beam current to the auto bias circuit while passing the voltage waveform, from the video amplifiers to the CRT cathodes. Diode **[90R]** and capacitor **[88R]** insure that no video waveform distortion occurs. An additional benefit of this circuit is that it protects the video amplifiers from the destructive arc energy. $\,$ Resistors $\,$ [92R] and $\,$ [93R] divide energy due to CRT arcing, between the video amplifier transistors and the beam current feedback transistor $[91R]$. The beam current is filtered by capacitor $[108]$ and resistor $\overline{C10}$ and is buffered by an operational amplifier, which translates the beam current into a low impedance voltage. This voltage is applied to a coupling capacitor $\boxed{122}$ through a 200 ohm resistor $\boxed{\text{C8}}$. The 200 ohm and the 68.1K resistor $\boxed{\text{C3}}$ forms the program value which sets the black level voltage via the action of the program pulse. Capacitor $\boxed{121}$ is used to stabilize the transconductance amplifier which is used at the channel input of the auto bias IC $\boxed{123}$. The auto bias IC stores the bias voltage of this channel in capacitor $\boxed{127}$ at pin 21. This voltage is buffered by an internal amplifier, with output at pin 20, which is connected to the Red video amplifier bias input.

Resistor [141], [142], and [143] are part of the auto bright circuit. They are used to sum the bias voltage of each of the three channels via a voltage node at the auto bright amplifier, [146] pin 9. The resulting output voltage then controls the screen grid via transistor [417]. Resistors [413] and [418] protect the CRT from excessive current during arcing. Capacitor $\boxed{423}$ supplies a low AC impedance to GND to insure that the CRT gain is constant during each horizontal line. Resistor [420] defines the current gain of, and stabilizes, the auto bright control loop. Resistor $\boxed{148}$ and capacitor $\boxed{150}$ act as a low pass filter to reduce the chance of damaging the amplifier [146] due to CRT arcing. Resistors [415], and [416] protect the auto bright control transistor $\boxed{417}$. The grid pulse is generated by a discrete transistor $\boxed{153}$ to protect the auto bias IC from possible arc energy. Pullup resistor $\boxed{154}$ supplies the grid pulse voltage during the grid pulse time. The auto bias IC (CA3224E) is designed for a supply voltage of +10V and since the video amplifier requires +12V, three diodes $\boxed{101}$, $\boxed{103}$, and $\boxed{145}$ are used to supply this IC. Resistors $\boxed{C4}$ and $\boxed{C7}$ form a voltage divider which supplies the bias voltage to the LM324 $\sqrt{146}$. The green and blue channel circuits are identical to the red channel and are controlled by the timing logic in the same way. Refer to the waveforms at the bottom left of page 34 for the timing relationship. The vertical retrace pulse, from the LA7851, starts the 21 count auto bias state counter. The grid pulse becomes active between the 15 and 18 horizontal cycle and the program pulse is active between the 18 and 21 horizontal cycle. These two pulses in conjunction with the internal control of the transconductance amplifier output switch are what measure and set the video bias.

VERTICAL AND HORIZONTAL SYNC CIRCUIT DESCRIPTION

 The 1492 Monitor has a separate input for horizontal and vertical sync. The horizontal sync pulse is normally positive going. The horizontal deflection control circuit will sync on the rising edge of this pulse. If horizontal sync is negative going, the picture is shifted to the left, and may be out of range of the horizontal picture position adjustment circuit. To sync on the falling edge of horizontal sync, a solder bridge is installed on the I PRA.

 The vertical deflection circuit will sync on either a negative or positive sync pulse, provided that the pulse width is between two and twenty horizontal cycles long. Both the vertical and horizontal sync lines are joined for composite sync operation.

This sync interface incorporates a dual voltage comparator $\boxed{67}$ and a resistive input circuit for high reliability. For TTL level sync signals, the resistive inputs are seven to one attenuators comprised of resistors $\boxed{45}$, $\boxed{46}$, $\boxed{47}$, and $\boxed{48}$. The comparators are biased to .15 volts by resistors $\boxed{61}$, $\boxed{62}$ which permit direct connection to an RS170 sync source by removing resistors $\boxed{45}$ and $\boxed{48}$.

The horizontal sync signal from the comparator output is pulled up by resistor $\boxed{80}$ and attenuated by resistor $\boxed{176}$ and $\boxed{11}$, for correct drive amplitude. It is differentiated by capacitor $\boxed{198}$ and applied to the horizontal sync input, pin 1, of the LA7851. Bias resistors $\boxed{12}$ and $\boxed{13}$ set up the correct voltage for positive edge triggering. By adding resistor $\boxed{112}$, the LA7851 is programmed for negative edge triggering. This is used when the horizontal sync pulses are negative going. $\,$ Resistor $\,$ [112] is connected $\,$ by adding a solder bridge to the I PRA solder pads above pin 6.

 The vertical sync signal from the second comparator is coupled to the LA7851, vertical sync input, via a coupling capacitor $\boxed{68}$. Resistor $\boxed{77}$ and capacitor $\boxed{187}$ form a low pass filter to eliminate false triggering by horizontal sync pulses in the case of composite sync. Resistor $\boxed{78}$ and capacitor $\boxed{77}$ compliments the comparator open collector output by acting as a pullup. These resistors also form a voltage divider which insures that the capacitor $\boxed{68}$ is not reverse biased and provide the proper vertical sync drive amplitude. The LA7851 vertical sync input circuit is designed to accept either positive or negative sync pulses, but will not work with a sync signal that is close to a square wave. 35

VERTICAL DEFLECTION CIRCUIT, FUNCTION, DESCRIPTION

 The LA7851 IC and the H PRA have all the active components to control the vertical deflection. LA7830 is a high efficiency vertical yolk driver IC. Together they form a compact and efficient vertical deflection system.

 The vertical oscillator supplies the start time for the vertical cycle and when vertical sync is present, sync supplies the start time to the vertical oscillator. The linear vertical ramp current which is necessary for linear vertical deflection is generated by supplying a capacitor $\boxed{202}$ with a constant current from resistor $\boxed{H6}$, at a voltage node (pin 16). The voltage at this node is held constant by a system of amplifiers which drive the deflection yoke. The yoke current sensing resistor $\boxed{193}$ is connected to the other side of this capacitor $\sqrt{202}$ and supplies the ramp voltage which balances the current from $\boxed{+6}$ during trace time.

 To generate the other half of the deflection yoke sawtooth current (vertical retrace), a flip flop is set by the vertical oscillator which partly discharges the capacitor $\sqrt{202}$ and causes the drive voltage across the yoke to reverse. The amount of discharge of capacitor $\sqrt{202}$ determines the vertical output voltage for the next cycle and is controlled by a timer at pin 17. The time out of the timer is controlled by the vertical output voltage from two different paths. One path is through the 34K and 118K resistors which supplies the higher frequency component for the timer and stabilize the vertical amplifier. The other path is through the vertical auto bias circuit which detects the minimum vertical output voltage over many vertical cycles and supplies a second current source to the timer. This second current source has a wide dynamic range and will hold the vertical output voltage well within operating limits for both 50Hz and 60Hz with no need for manual adjustment. s set by the vertical oscillator which partly discharges the capacitor [<u>202</u>]
the drive voltage across the yoke to reverse. The amount of discharge (
2<u>02</u>] determines the vertical output voltage for the next cycle and

 To better understand the LA7851 bias control loop, imagine the vertical output voltage goes up, the time out shortens which causes the capacitor $\boxed{202}$ to be less discharged. $\,$ This raises the voltage on capacitor [202] and lowers the vertical output voltage. This type of vertical bias control system has the advantage of only correcting the bias during retrace which means that it will not cause current ramp distortion during vertical trace time.

 The vertical yoke driver LA7830 is the power output stage for the vertical amplifier. It has a built-in voltage booster circuit to reduce vertical retrace time without the power losses associated with a high vertical supply voltage.

VERTICAL DEFLECTION CIRCUIT DESCRIPTION

capacitor $\boxed{68}$. The oscillator cycle is terminated if the voltage at pin 19 goes up or down more than one volt from its DC bias voltage, which enables synchronizing on positive or negative sync pulses. For composite sync, capacitor $\boxed{187}$ limits the P-P horizontal component to less than .4 volts.

 The charge current to (the vertical oscillator capacitor) $\boxed{206}$ comes from +12V through a combination of five resistors. This resistor network is made up of 200, H17, H3, H18, and H19. [Solder connection B decreases Vfo by 6Hz and connection C increases Vfo by 5Hz. See page 56 for the location of the solder connections on the H PRA. This adjustment is only used if Vfo is outside the range of 39Hz to 48Hz. The normal vertical sync, frequency range, of the LA7851 is $44Hz$ (Vfo) to 70Hz. Upon vertical sync, or when the oscillator waveform reaches 6 volts, the capacitor $\boxed{206}$ is rapidly discharged by a transistor and a resistor, inside the LA7851, to 2 volts at which time the cycle starts over. Note the voltage and waveform block above pin 18.

During the discharge time of 206 the retrace and bias one shot (O/S) is triggered. This O/S consists of the flip flop and comparator mentioned in the function description. The time duration of the O/S is set by capacitor $\boxed{207}$ and two low pass filters which are connected to the vertical output. The higher frequency filter is made up of resistors $\overline{H10}$, $\overline{H4}$ and capacitor $\overline{220}$. The lower frequency filter is the Vertical Auto Bias circuit.

 The V. Auto Bias senses the lowest point of the vertical output waveform with resistors H12, H13 And diode H25. This voltage Stored by $[H24]$ is converted to a current by transistor $H23$ and resistors $H14$ & $H20$. This current is reflected from the $+12V$ line via resistors $[H15]$, $\overline{H16}$ and transistor $\overline{H22}$.

20 19 18

or

VERTICAL OSCILLATOR

+5Hz

⅄

<u> ≷⊞उ</u>

 V^{HCAL} VERTICAL \vert SYNC INPUT

Hp5,2

VERTICAL

This current then adds to the charging current of the bias O/S capacitor $\boxed{207}$. The retrace and bias O/S outputs a low pulse, which is conducted by a diode to pin 16 and discharges capacitor 202 through resistor $\boxed{{\scriptstyle{{\rm H5}}}}$ which causes the system to retrace. The pulse duration determines the extent of the $\boxed{202}$ discharge which has to be made up by resistor **H3** during trace time. This balance between the $\boxed{202}$ charge during trace time and discharge during retrace is what keeps the vertical output waveform at the proper DC level.

 Pin 16 is the minus input of the vertical amplifier that extends to the LA7830 for its output stage. The other input of the vertical amplifier is tied to V ref. (3.5V).

VERTICAL DEFLECTION SCHEMATIC

Vertical size is dependent on $[H6], [202],$ 193], [H1], [H2], and [482]. The vertical yoke current is converted to a voltage across resistor 193 and applied to the ramp generating 193 capacitor $\boxed{202}$ through resistor $\boxed{H1}$ and $\boxed{H2}$. The ramp waveform on the $H1$ side of the capacitor $\boxed{202}$ is constant for any vertical size because of the constant current from resistors $\overline{{\tt H6}}$. For minimum vertical size, the feedback voltage is present on both resistors $\boxed{H1}$ and $\overline{{\rm H2}}$. For maximum vertical size $\overline{{\rm H1}}$ is grounded and twice the amplitude across the current feedback resistor $\boxed{193}$ is required to generate the ramp waveform.

 $\sqrt{218}$

 Retrace is started by partly discharging the ramp capacitor $\boxed{202}$ through resistor $\boxed{H5}$. The vertical amplifier responds to the discharge of cap. 202 by outputting a high voltage across the yoke which reverses the yoke current. When the yoke current reaches the new value dictated by the voltage on $\sqrt{202}$, the vertical cycle starts over.

the power driver stage which is located in the LA7830. Resistors $[H7]$, $[H11]$ and capacitors [208], [209], & [210] stabilize the LA7830 during trace time and capacitors [204] and [205] provide stabilization during retrace. The retrace booster doubles the 27 volt line voltage during retrace by connecting pin 7 of the LA7830 to the 27 volt line. This raises capacitor [191] 27 volts which then applies 54 volts to pin 3 of the LA7830. Pin 3 is the retrace booster input and is connected to the vertical output stage. After the retrace cycle is over, capacitor $\boxed{191}$ is recharged through diode [190].

The vertical raster position control $\boxed{483}$ sets the NPN transistor $\boxed{180}$ base voltage. The emitter $resistor$ 182 supplies current to the yoke through transistor [180]. The magnitude of this DC current directly effects the vertical raster position.

The yoke return blocking capacitor 195 provides a voltage such that the vertical amplifier can drive the yoke with $a + and$ a - current.

HORIZONTAL DEFLECTION CIRCUIT DESCRIPTION

The horizontal control circuit's functions are:

- 1. To provide the horizontal output circuit with a stable frequency with or without incoming horizontal sync.
- 2. To be able to adjust the picture position, horizontally, with respect to the raster.
- 3. To operate stability through periods of missing horizontal sync pulses.
- 4. To keep the picture from drifting within the operating temperature range.

All of these functions except for the picture position adjustment are accomplished by the phase locked loop (PLL). Delaying the horizontal sync with an adjustable timer produces the picture position adjustment.

 The horizontal sync input circuit (pin 1) will trigger the picture position O/S on either the rising edge, or the falling edge, of the horizontal sync pulse. To accomplish the edge triggering, the sync pulse is differentiated by capacitor $\frac{198}{2}$ into two short pulses, one for the rising edge and one for the falling edge of the sync pulse. Which edge is the trigger depends on the bias voltage at pin 1. For positive edge triggering , the bias voltage is set to 7.8 volts by resistors $\sqrt{12}$ and $\boxed{13}$. For negative edge triggering, the bias voltage is set to 4.1V by connecting $\boxed{112}$ via a solder bridge on the I PRA

 The picture position O/S clamps timing capacitor $\boxed{226}$ to 8.2 volts until horizontal sync triggers this O/S. The voltage on the timing capacitor drops at a rate set by the horizontal \sim 39

position control $\boxed{484}$ and resistor $\boxed{14}$. When the voltage, at pin 2, drops below 4 volts the delayed sync O/S is triggered and capacitor **226** is reset to its clamped voltage. The delayed sync O/S functions the same as the picture position O/S with the exception that it is not adjustable.

 The flyback pulse, connected to pin 4 through resistor $\boxed{16}$, starts the negative slope of the saw tooth generator. When the sawtooth wave, which is produced by a current to capacitor $\sqrt{228}$, drops to 3 volts, the sawtooth generator switches back to the positive slope part of the wave till the next FBP.

 During the active part of the delayed sync pulse, the multiplier gates current to capacitor [231] which is dependent on the sawtooth voltage at the delayed sync pulse time. capacitor $\boxed{230}$ sets the "0" voltage for the multiplier which is the average value of the sawtooth waveform.

 If the delayed sync pulse occurs when the sawtooth is at a low voltage part of its cycle, capacitor $\boxed{231}$ discharges and the oscillator frequency lowers. If the delayed sync pulse occurs at the top part of the sawtooth wave no current flows to capacitor $\boxed{231}$. This action, phase locks the horizontal oscillator to the incoming sync pulses.

HORIZONTAL DEFLECTION CONTROL SCHEMATIC

157

GND

The horizontal oscillator capacitor 232 charges to its upper voltage limit through resistors [110], [116], [115], [114] and [235]. This capacitor is then discharged to the lower voltage limit through the action of discharge pin 9 and resistor $\boxed{19}$. The free running frequency (Hfo) may be adjusted by making solder connections on the I PRA. (see page 56 for the I PRA layout) In some cases where there are many missing horizontal sync pulses, it is necessary to adjust the Hfo closer than ± 200 Hz. For fine tuning the Hfo, resistor $\boxed{235}$ is replaced with a pot.

changes of the control voltage at pin 7 for locking of the oscillator to horizontal sync.

 The horizontal phase locked loop then consists of an oscillator which sets the flyback timing. The flyback pulse is then compared to the incoming sync pulse and the difference voltage holds the oscillator at the sync frequency.

 The duty cycle of the horizontal drive transistor is generated by comparing the oscillator waveform against a fixed voltage. This fixed voltage is set by resistors [H8] and **H**9.

The horizontal output transistor [304] conducts about three amps of horizontal flyback transformer primary current and deflection yoke current. This transistor has a beta as low as three. To supply the high base current a horizontal output transistor drive transformer is used. The drive transformer $\boxed{237}$ builds up energy during the on time of the drive transistor, $\boxed{236}$ which is the off time of the horizontal output transistor $\boxed{304}$ Capacitor $\boxed{234}$ and resistor $\boxed{111}$ damps the drive transformer primary waveform.

 The flyback transformer's main function is to supply EHT to the CRT. It also supplies the focus and screen grid voltages which are taps on the EHT supply. There are three low voltage secondaries. One supplies the filament current. Another supplies sync and EHT information to the power supply. The third secondary supplies sync for the horizontal PLL and drives the horizontal blanking circuit.

GND

HORIZONTAL RASTER WIDTH CONTROL CIRCUIT DESCRIPTION

The purpose of the horizontal width control circuit is to:

- 1. Provide a convenient means for adjusting the horizontal raster size.
- 2. Correct pincushion distortion in the vertical axis.

3. Correct horizontal raster distortion caused by periods of high beam current.

 The horizontal width control circuit is comprised of two main parts; The control circuit and the diode modulator (DM). The control circuit combines four signals in the monitor to produce the width control circuit. These signals are:

- 1. Horizontal size From the H. Size Pot.
- 2. Vertical current (Iv) From the 3.3 ohm vertical current feedback resistor.
- 3. Vertical parabolic $+$ Iv From the vertical yoke return.
- 4. Beam current From the EHT return on the FBT.

 The diode modulator controls the horizontal yoke current which affects the horizontal size. This is accomplished by controlling the start time of the flyback pulse in the diode modulator node at the cathode of $\boxed{311}$. The start time of this pulse is then a function of the forward current of the diode $\overline{311}$. This is because the current in the pulse across capacitor $\overline{306}$ must exceed the current in the diode **311** before the pulse in the diode modulator node can start. The current used to control the start time of the pulse comes from the voltage across inductor $\overline{{\bf 316}}$ from the previous horizontal pulse and is controlled by the control circuit.

The horizontal size voltage from the remote control PCB [490] is applied directly to the control amplifier summing node (LM324 Pin 12) by resistor $\boxed{G11}$. For pincushion correction, the vertical parabolic voltage is needed, but it is not directly available since the vertical current,voltage (Iv) is part of the vertical parabolic voltage with respect to GND. The $+$ Iv from the current sensing resistor [193], is inverted by an Op Amp and resistors [184] and [172]. Resistor [G3] level shifts the inverted Iv to $+6V$. The (vertical parabolic $+$ Iv) is AC coupled by capacitor $\boxed{183}$ and resistor $\boxed{66}$. It is then amplified by an Op Amp connected as a voltage follower. $\,$ Resistor $\,$ G7 $\,$ protects the Op Amp $\,$ against arc related voltage spikes. The inverted Iv (-Iv) and (parabolic voltage +Iv) are added to the amplifier node by resistors $\boxed{167}$ and $\boxed{166}$ which then makes up the pincushion correction signal.

The beam current from the FBT is converted to a voltage by resistors $\boxed{G17}$, adj. $\boxed{159}$ & adj. $\boxed{179}$ and is filtered by capacitor $\overline{162}$. Resistor $\overline{G12}$ then connects the signal to the width control amplifier node which accomplishes the blooming control function. The control amplifier converts the current at the summing node (LM324 Pin 12) to a voltage across capacitor $\boxed{315}$, via feedback resistor $\boxed{G13}$. A power transistor $\boxed{185}$ is necessary since up to 2 watts may be dissipated by the control amplifier. Resistor $\boxed{G15}$ and capacitor $\boxed{163}$ & $\boxed{168}$ set the AC gain of the control Op Amp for stable operation. Resistor $\boxed{G14}$ stabilizes the complete control amplifier by reducing the overall gain. Resistors $\boxed{G9}$, $\overline{G10}$, $\overline{164}$ and $\overline{166A}$ provide adjustment for setting the horizontal size range. The fourth Op Amp of the LM324 and resistors $\boxed{G1}$ and $\boxed{G2}$ are used to generate a +6 volt ref. voltage for the control circuit. Resistor $\boxed{171}$ stabilizes this +6V line with a load to GND. Capacitor $\boxed{161}$ decouples the deflection +12 volt supply by the LM324 $\overline{165}$. Components $\overline{G4}$, $\overline{G5}$, $\overline{178}$, $\overline{201}$, and $\overline{203}$ are used to correct a slight nonlinearity in the vertical deflection yoke via the vertical control circuit. <u>183</u> and resistor $\boxed{66}$
 $\boxed{37}$ protects the Op A
 \div + Iv) are added to the correction signal.

dj. $\boxed{159}$ & adj. $\boxed{179}$ and \div converts the curren

ack resistor $\boxed{613}$.

the control amplifier

of the

The diode modulator (DM) incorporates diode 311 to control the voltage on the DM main node (cathode of $\boxed{311}$) during the flyback pulse time. If the diode $\boxed{311}$ has low forward current, the DM node voltage will be high during flyback time and the horizontal size will be small. The forward current in the diode $\boxed{311}$ comes from the current buildup in inductor $\boxed{316}$ during flyback time and the voltage across the capacitor $\overline{315}$ during trace time. If the voltage is large across the capacitor $\overline{315}$ during trace time, most of the inductor current is discharged before the next retrace cycle and the horizontal size is small. This condition can be checked by connecting a DVM to the vertical heat sink (GND) and to the heat sink $\boxed{186}$ (collector $\boxed{185}$). The voltage for minimum horizontal size is about 22V. Capacitor $\boxed{315}$ supplies a voltage for the inductor $\boxed{316}$ to work against similar to the 1,000uF capacitor $\overline{195}$ in the vertical yoke circuit. For max. horizontal size, the voltage across $\overline{315}$ is about 8V, and the diode [311], current before retrace is high. Diodes [308] and [310] clamp the DM node to GND to keep the yoke current stable during trace time. Inductor $\boxed{301}$ is an additional width coil and $\boxed{302}$ is a horizontal linearity coil. $\;$ Capacitor $\;$ 300] and resistors $\;$ 298] keep the coils from ringing after retrace. Capacitors $\overline{306}$ and $\overline{307}$ form the normal Cp. The raster may be shifted by making solder connections: left |HL| or right |HR| with increased effect $|z|$. These solder connections introduces a DC current in the horizontal yoke via diode [293] or diode [312]. Resistor [303] limits the maximum current and resistor $\boxed{309}$ permits fine adjustment. 41 <u>306 and [307</u> HL| or right |HR| with increased effect [Z

HORIZONTAL RASTER WIDTH and POSITION CONTROL SCHEMATIC

SIMPLIFIED POWER SUPPLY CIRCUIT FUNCTION DESCRIPTION

The switching regulator includes the power FET $[268]$ which passes current from V- to GND through the inductor $[258]$. During the time the FET is on, the current in the inductor is increasing and the inductor is storing energy. When the FET is turned off, the stored energy in the inductor continues supplying current to GND. But in this case, the current path is from V+ to GND, instead of V-to GND. During this part of the cycle, the current in the inductor is decreasing. Under normal conditions, the current will decrease to zero and the voltage will ring.

 As can be seen from the waveforms, the largest number of changes occur when the FET is turned off. Also, the FET drain voltage switches fast due to the high inductor current. To minimize video interference from the power supply, the power supply is synchronized to the horizontal oscillator such that horizontal blanking is coincident with the FET turn off time.

The $C5184$ $\boxed{280}$ is the series regulator IC. All of the control circuits that are built into this IC work together to produce one output signal, which is the FET drive signal. This signal can take on many shapes depending on the load conditions of the power supply. The waveforms for normal operation are shown above.

For the shorted +127V to GND condition, which also occur right on power up,

 The first FET pulse is a full on pulse which causes current to flow in the inductor. After the FET is turned off the current in the inductor drops much more slowly than normal since the inductor is discharging into a much lower than normal voltage. If the FET were turned on for full power in the next cycle with current still flowing in the flyback diode, a current spike of 6A would occur, which is a power spike of 2,000W. The reason for this is that the diode stores charge when current flows which turns into reverse current for a short time when the voltage is reversed across the diode. (43)

SIMPLIFIED POWER SUPPLY CIRCUIT DESCRIPTION

 The FET drive waveform avoids this problem by sensing flyback diode conduction. If the flyback diode conduction is sensed, the low current start mode is selected. this mode turns the FET on, to a current of .1A, for not more than 4uS. If before or during the low current FET on time, the flyback diode breaks free, and the FET drain voltage goes down, the flyback diode voltage comparator will signal the regulator to permit the FET to be turned on for a full power cycle. The cycle after the last low power cycle in the waveform above is an example of this condition. The flyback diode voltage comparator inputs are located at pins 12 & 13 of the C5184. The two resistor dividers $\boxed{110}$, $\boxed{111}$ and $\boxed{112}$, $\boxed{271}$ connect the comparator across the flyback diode. The comparator enables the FET drive only after a 10% voltage drop is measured across this diode.

 Another fault condition exists when the FET exceeds 1.6A drain current. This condition can occur if the oscillator frequency is too low, the FET drain is shorted to GND or V+, the transformer has a shorted secondary, or the core is broken. In these cases the voltage across the FET source resistor $\sqrt{292}$ exceeds 1.6V which is sensed by the over current comparator at pin 11. If pin 11 exceeds 1.6V, the FET drive is set to 0V for the rest of the cycle. In some cases, this condition can produce an output waveform which looks normal, but the voltage across the load (+127V to GND) would be low or unstable. A quick check for this condition is to check the peak voltage across the FET source resistor. CAUTION; Whenever connecting a scope ground to V-, be sure that the other scope probe or common grounded devices are not connected to the monitor GND.

 Most of the power supply fault conditions cause the power supply to chirp because the source of +17V for the regulator IC is generated by the power supply. A special circuit is built into the regulator IC, which permits charging the +17V line filter capacitor with only a very low load from the IC. This circuit turns the rest of the IC on only after the voltage at pin 15 reaches 17V. If the transformer does not supply at least 12V to this line before the filter capacitor discharges to 12V, the regulator IC turns off. The reason for the audible chirp, is that, the power supply is not full on for each cycle which produces a frequency low enough to hear.

 A 19V to 20V @ 1A, DC, isolated power supply is a tool necessary for trouble shooting CERONIX monitors. When trouble shooting the power supply, it can be connected to V- and the +17V line to keep the power supply running while checking the voltages and waveforms to find the fault. It can also be used to supply the GND to $+24V$ line for checking the horizontal circuit. If the horizontal circuit does not work, the power supply will chirp. Without the horizontal circuit working, there is not enough load on the power supply for transformer action to keep the regulator IC +17V line up to the minimum of +12V. A quick check for this condition is to clip a 2-4K@10W power resistor from GND to +127V line. If the chirping stops, the horizontal is probably not working.

 The heart of the power supply is the oscillator which supplies the basic timing. The FET drive is always low during the negative slope of the oscillator or, when synchronized, after the start of the sync pulse. The low to high transition of the FET drive, pin 10, is determined by the voltage at the output of the error amplifier. If the 127V line goes up in voltage, the error amplifier voltage goes up, which then intersects the oscillator waveform at a higher voltage and causes the FET on time to start later and be shorter. This negative feedback accomplishes the control loop of the power supply.

 The regulator IC has a built in reference voltage which is used by the error amplifier set and hold the +127V line constant. Solder connections on the J PRA are used to adjust the $+127V$ line in steps of $\pm 1.5V$.

 The over voltage protect circuit, when activated, turns off the regulator IC until power is disconnected. This circuit is connected to the rectified flyback pulse, which outputs a voltage that is proportional to the EHT. The circuit's main purpose is to protect the user against excessive x-ray which is caused by excessive EHT.

SWITCH MODE POWER SUPPLY CIRCUIT DESCRIPTION

The series regulator IC $\sqrt{280}$, controls current to the monitor GND by pulse width modulation. A PNP transistor [250], has an emitter current, that is directly proportional to the 127V line voltage due to resistor $\boxed{J1}$ and adjustment resistors $\boxed{J13}$ & $\boxed{J14}$. This current is transmitted to the power supply V- line, and is applied to a resistor J_5 , J_{15} , & J_{16} . The voltage across these resistors is compared to a reference voltage by the error amplifier. If the +127V line goes up the output of the error amplifier voltage goes up. The pulse width modulation, which controls the $+127V$ line voltage, is accomplished by turning the FET drive on at some particular voltage along the rising slope of the oscillator waveform. This particular voltage is the error amplifier output voltage. 127V

 The FET drive is always off during the negative slope of the oscillator, or just after the sync pulse. Since the FET drive pulse is started by the error amplifier voltage and terminated by the end of the oscillator cycle, a control system via pulse width modulation has been established. The oscillator waveform is produced by charging capacitor $\sqrt{277}$ with a constant current set by resistor $\sqrt{17}$ to a voltage of 5V and then discharging the capacitor with double the charging current to 2.5V. Adding the flyback pulse, via capacitor [288] to this waveform synchronizes the oscillator, since the oscillator frequency is set below the horizontal frequency.

Resistors $\boxed{J2}$, $\boxed{J4}$ and capacitor $\boxed{274}$ limit the error amplifier's AC gain, to hold the control loop stable. Capacitor $\boxed{275}$ holds the error amplifier stable. Capacitor $\boxed{281}$ reduces power supply noise, but, if too large, will cause the power supply to be unstable.

 The 127V line is adjusted by making solder connections on the J PRA (refer to page 56 for the layout). Solder connections Δ and Δ are used to raise the 127V line up to 4.5 volts in steps of 1.5 volts. Connections C and [D] lower the 127V line as much as 4.5V. The 127V line should be adjusted if below 125.8V or higher than 128.2V. Resistors $\boxed{273}$ and $\boxed{249}$ are used for monitors with special 127V line voltages.

The FET 268 works together with the transformer 258 to provide a low resistance current path from V- to GND. This low resistance coupled with no large voltage times current products is what makes the power supply efficient. Resistor [292] provides a means for sensing the FET current. In the low current mode, it is used to set the 100mA current and in the full on mode it is used to sense the max. current. Resistors [264], [270] and capacitor [265] reduce power supply electrical noise. Transistor $\boxed{284}$ and diode $\boxed{283}$ short the FET drive to V- when the monitor is turned off to protect the FET from conducting current with a still large drain voltage. Resistors $J10$, $J11$, $J12$ and 271 provide a means for checking flyback diode $\boxed{266}$ conduction via a comparator. If the comparator measures low flyback diode voltage the FET is turned on to the .1A low current mode. This mode is necessary during power up, since initially the +127V line

is 0V and no reverse diode voltage exists. The over voltage protect circuit has a trip voltage of 8V and when it is activated, it shuts down the power supply. The EHT is measured by rectifying the flyback pulse, with diode $\boxed{290}$, from a secondary winding of the FBT. Capacitors $\boxed{291}$, $\boxed{285}$ and resistors $\boxed{287}$, $\boxed{\rule{0pt}{3pt}$ are connected as a low pass filter to smooth out the simulated EHT voltage which is then applied to the C5184 at pin 14. Resistor $\boxed{38}$ protects the IC current sense input from voltage spikes and resistor $\sqrt{251}$ protects the PNP transistor from momentary overvoltage damage due to line spikes. Zener diode $\sqrt{295}$ protects the horizontal and video circuits from overvoltage due to power supply failure. If the +127V line exceeds 160V, the zener diode $\frac{295}{295}$ shorts to GND the +127V line.

 At the input to the power supply is a voltage doubler which outputs between 240 to 425VDC depending on the AC line voltage. It has a three amp fuse $\sqrt{245}$ to protect the PCB traces, an inrush current limiter $\boxed{240}$ to protect the rectifier diodes $\boxed{252}$ $\boxed{254}$ and optional capacitor $\boxed{241}$ and inductor $\overline{$ 246] which can be used to reduce conducted noise from the monitor AC input. For 220VAC operation the voltage doubler is replaced by a full wave rectifier by adding diodes $\,$ [253], [255] and cutting the 220Vo trace. [256] & [257] are the raw DC filter capacitors. Resistor $\boxed{36}$ supplies the power supply start current and resistor $\sqrt{247}$ balances the series connected filter capacitors for 220VAC operation. $\sqrt{46}$

Problem Solving Tools

SAFETY FIRST; Use only one hand when working on a powered up monitor to avoid electrical shock. Always wear safety glasses.

 Many of the failures that cause burnt components and boards are eliminated by the load sensitive switching mode power supply in the CERONIX monitor. This feature can cause problems with servicing the monitor if the proper trouble shooting approach is not used. The equipment setup, shown here, is necessary for efficient trouble shooting of the CERONIX monitors.

Problems that cause the power supply to chirp are:

- 1. Insufficient +127V line load.
- 2. Overloaded +127V, +24V, or +16V lines.
- 3. Shorted +127V, +24V, or +16V lines.
- 4. Power supply component failure.
- 5. Raw DC $\overline{(+127V \text{ to V})}$ voltage too low.

 A quick check for the insufficient +127V load is to connect a 2K to 4K ohm 10 watt power resistor to GND and the +127V line. If the chirping stops, proceed to check the horizontal deflection circuit. First disconnect the board from the AC supply. Then connect the +20V supply, 0V line to GND, and the +20V line to +127V and +24V lines on the monitor. Now the complete horizontal and vertical circuits can be checked with the oscilloscope and DVM. The flyback waveform will be about 140Vp–p instead of 1,000Vp–p which permits checking even the horizontal output transistor, collector, waveform. 1.

 For the overloaded supply line problems, which often occur only when the +127V line is fully powered up, the +20 volt external power supply is used to keep the monitor power supply running. To use the external supply, connect the OV line to V- (anode of diode [254]) and the +20V line to the monitor power supply $+17V$ line (cathode of diode $\sqrt{248}$). 2.

Connect the oscilloscope GND to V- and the probe to the FET drive (anode of diode [283]). TAKE CARE NOT TO TOUCH THE OSCILLOSCOPE AND MONITOR CHASSIS DURING THIS TEST, SINCE

THE VOLTAGE DIFFERENCE CAN BE AS HIGH AS 400 VOLTS.

Increase the AC supply, slowly, to the normal operating voltage while monitoring the +127V line to GND voltage with the DVM. The power supply overload condition can be seen on the scope as an almost square wave which can break up into short and long pulses as the AC line voltage is increased. The short pulses are the flyback diode current sense pulses. Sometimes the monitor will operate normally in this mode, in which case, watch for smoke and after a few minutes of operation disconnect the power connections and carefully feel around the conductor side of the board for hot spots. Overload conditions will not harm the power supply unless there is a problem in the power supply.

If the +127V crowbar zener $\boxed{295}$ is shorted, a fault exists in the power supply which permitted the +127V line to exceed +160V. First replace the zener. Never operate the monitor without the crowbar zener installed. Then with the external supply, the DVM, and the scope connected to the power supply (as in 2) slowly increase the AC line and observe the power supply response. Do not exceed $+145V$ on the $+127V$ line. If the monitor runs normally, a fault may still exist in the power supply power down circuit. Check parts [283] and [284]. If the crowbar zener is shorted and the FET is internally shorted, the C5184 IC $\overline{$ 280 should also be replaced. 3.

 If there is no FET drive waveform, check the voltages and waveforms on the C5184 pins and compare them to the voltages and waveforms on the schematic.

 Shorts on the +127V, 24V, and 16V lines other than the crowbar zener are not likely to be connected to the power supply even though the power supply chirps. By operating the power supply with the +20V external power supply many of these problems can be found using the same procedure as are used in trouble shooting monitors with linear power supplies.

The power supply may chirp if: The transformer core is broken or a winding is shorted. The 1.2 ohm current sensing resistor value is too high. 4.

The +17V line is open. (goes away when ext. PS is used)

There is a line voltage range of about 60% to 70% AC line voltage where a correctly $\widehat{48}$ operating monitor will chirp. 5.

SETUP AND CONVERGENCE PROCEDURE

- 1. Use a knife to brake free the magnetic rings on the yoke which are locked with red varnish. Bring the adjustment tabs on each pair of magnetic rings in line for the starting point.
- 2. Loosen the yoke clamp. Remove the yoke wedges and the tape from the CRT.
- 3. Connect a test generator to the video input and clip the red lead to the $+12V$ line (anode of diode $\boxed{101}$).
- 4. Turn the monitor on. Switch the test generator to red field. Adjust the horizontal and vertical raster size, on the remote control board, for under scan. Let the monitor run for at least half an hour.
- 5. Check the auto bright control voltage with a DVM connected to GND and pin 8 of the LM324 $\sqrt{146}$. The voltage range is 4.3V to 4.9V. If out of range, adjust this voltage to 4.6V by using pliers to rotate the bottom knob on the FBT.
- 6. Degauss the picture tube and front part of the frame.
- CAUTION: To avoid electrical shock , take care not to touch the yoke conductors or push against the anode cap. Always keep one hand away from unit.
- 7. Adjust the yoke position, on the CRT neck, to the center of purity. One way to locate this yoke position is to make a felt pen mark on the CRT neck at the rear extreme of purity and another mark at the front extreme of purity. Make a third mark between the two marks and set the yoke to this position. Rotate the yoke to line up, the raster top line, with the top of the picture tube. Tighten the yoke clamp. Tilt the yoke side to side and up and down while watching the red field to verify that purity is good.
- 8. On the 13 inch CRT, use the purity magnets (closest to the yoke coils) to center the raster horizontally. To accomplish this, find the rotational position where spreading the tabs has the most effect on the horizontal position and spread the tabs a minimum to center the raster horizontally. On the 20 inch CRT, the purity magnets are often needed to optimize purity. The horizontal raster position solder connections are used to adjust the raster position. These solder connections are located on the foil side of the PCB next to the FBT. Connection HR shifts the raster right, HL shifts the raster left and the range of this shift can be increased by making solder connection (2) under resistor $\overline{309}$.
- 9. Check the purity with red field and with blue field while tilting the yoke side to side and up and down.
- 10. Switch the generator to red/blue grid. Adjust the 4 pole magnets (center pair) for convergence of the red and blue guns in the center of the screen.
- 11. Tilt the yoke up and down for the best convergence around the edge of the grid. Insert the top yoke wedge. Tilt the yoke side to side for the best convergence around the edge of the grid and insert the rest of the yoke wedges. Secure the wedges with tape.
- 12. Switch the generator to white grid. Adjust the 6 pole magnets (Pair closest to the socket board) for convergence of the green gun. Step #10 and this step may have to be repeated for optimum convergence.

NOTE: Solder connections S, T, & U, and resistor 094 set the video gain and may change due to component variations.

AC Coin & Slot Service; (1492)

 4 Solder Connections: Q, X, Y, & S. Standard Board.

Advanced Touch Systems; (1492)

12 Solder Connections: A, B, C, G, H, I, J, K, L, P, T, & Y.

Aeries International; (1492)

11 Solder Connections: D, E, F, G, H, I, M, N, O, P, & Y. Standard Board.

Altec; (1492)

11 Solder Connections: D, E, F, G, H, I, M, N, O, P, & Y. Standard Board. $HFo = 15,370 \pm 200$ Hz.

NOTE: Solder connections S, T, & U, and resistor 094 set the video gain and may change due to component variations.

(1492)

Install three 100pF disc capacitors at $\boxed{010}$, $\boxed{022}$, & $\boxed{041}$. Invert horizontal sync by adding a solder connection on the "I" PRA above pin 5. Install posistor at $\sqrt{244}$.

11 Solder Connections: D, E, F, G, H, I, M, N, O, P, & Y.

Before final test, clip out $\boxed{045}$, 270 ohm resistor, and add one solder connection AA by component no. $\boxed{060}$.

High resolution board.

Change $\boxed{002}$ From 75Ω to 130Ω.. Change $\boxed{027}$ From 75Ω to 47Ω. Change $\boxed{094}$ from 2.7K to 10K. Install posistor $\boxed{244}$.

11 Solder Connections: D, E, F, G, H, I, M, N, O, P, & Y Before final test add solder connections B & C. High resolution board.

Bally; (1492)

12 Solder Connections: D, E, F, G, H, I, J, K, L, P, T, & Y. Add a solder connection on the "I" PRA above pin 5. Install posistor at $|244|$. High resolution board.

Brunswick; (1492)

Change $\boxed{007}$, $\boxed{024}$, & $\boxed{037}$ from 340Ω to 301Ω ±1% Change $\boxed{235}$, from Hfo set resistor to 3K pot. Remove the 2.7K resistor at $\boxed{094}$. Add a solder connection on the I PRA above pin 5.

11 Solder Connections: A, B, C, G, H, I, J, K, L, P, & Y. Before final test, add the AA solder connection and cut out the 270 Ω resistor at $\lfloor 0.45 \rfloor$. Standard board.

12 Solder Connections: Q, X, Y, & S.

NOTE: Solder connections S, T, & U, and resistor 094 set the video gain and may change due to component variations.

By Video; (2092)

12 Solder Connections: A, B, C, G, H, I, M, N, O, P, T, & Y.

Before final test, clip out $\boxed{045}$, 270 ohm resistor, and add one solder connection AA by $\boxed{060}$.

For the 13" CRT monitor, Add solder connection S, and omit T . do not change resistor $\boxed{203}$

Carson Valley Inn; (1492)

Change $\boxed{200}$ from 127K to a 200K pot.

 4 Solder Connections: Q, X, Y, & S. High resolution board.

CAS Ltd.; (1492)

Add a solder connection on the I PRA above pin 5. Change $\boxed{094}$ from 2.7K to 10K.

11 Solder Connections: D, E, F, G, H, I, M, N, O, P, & Y. Standard board.

CEI; (1492)

Change $\boxed{094}$ from 2.7K to 10K. Install the posistor at $\boxed{244}$.

11 Solder Connections: D, E, F, G, H, I, M, N, O, P, & Y.

NOTE: Solder connections S, T, & U, and resistor 094 set the video gain and may change due to component variations.

Games of Nevada; (1492)

12 Solder connections: D, E, F, G, H, I, J, K, L, P, T, & Y.

High resolution board.

IGT; (1492)

Delete degaussing circuit.

4 Solder Connections: Q, S, X, & Y. High resolution board.

Keevex; (1492)

4 Solder Connections: Q, S, X, & Y. High resolution board. Install posistor at $\boxed{244}$. Horizontal frequency is 17,182Hz

Mast Keystone; (1492)

Change $\boxed{002}$, $\boxed{005}$, & $\boxed{027}$ from 75Ω to 1K ±5%.

5 Solder Connections: A, B, C, P, & S. Standard Board.

NOTE: Solder connections S, T, & U, and resistor 094 set the video gain and may change due to component variations.

RS 170; (1492)

Change $\boxed{007}$, $\boxed{024}$, & $\boxed{037}$ from 340 ohm to 140 ohm $\pm 1\%$. Change $\overline{008}$, $\overline{023}$, & $\overline{034}$ from 12.1K to 3.32K ±1%. Remove $\boxed{045}$, $\boxed{046}$, $\boxed{047}$, & $\boxed{048}$. Add a 2.2K resistor to hole by video connector $\boxed{006}$ pin 5 and hole between resistors $\boxed{050}$ & $\boxed{051}$.

12 Solder Connections: A, AA, B, C, G, H, I, J, K, L, P, & Y.

Semi-Conductor; (1492)

- Change $\boxed{002}$, $\boxed{005}$, & $\boxed{027}$ from 75Ω to 27Ω ±1%. Change $\boxed{007}$, $\boxed{024}$, & $\boxed{037}$ from 340Ω to 140Ω ±1%. Change $\boxed{008}$, $\boxed{023}$, & $\boxed{034}$ from 12.1K to 3.32K ±1%. Change $\boxed{064}$ from 2.7K to 10K ±5%. Install posistor at $\boxed{244}$.
- 11 Solder Connections: A, B, C, G, H, I, J, K, L, P, & Y. High resolution board.

Syntec; (2092)

Change $\lfloor 203 \rfloor$ from a 36K $\pm 5\%$ to a 24.3K $\pm 1\%$ resistor. Change $\boxed{094}$ from 2.7K to 10K ±5%. Delete degaussing circuit.

5 Solder Connections: Q, U, R, X, & Y.

United Tote; (1492)

Change $\boxed{002}$, $\boxed{005}$, & $\boxed{027}$ from 75Ω to 1K ±5%. Change $\boxed{008}$, $\boxed{023}$, & $\boxed{034}$ from 12.1K to 4.42K ±1%.

12 Solder Connections: A, B, C, G, H, I, M, N, O, P, U, & Y.

NOTE: Solder connections S, T, & U, and resistor 094 set the video gain and may change due to component variations.

Western Amusement (1492)

Change $\boxed{094}$ from 2.7K to 10K, $\pm 5\%$. Install posistor $\boxed{244}$.

11 Solder Connections: D, E, F, G, H, I, M, N, O, P, & Y. Standard board.

4 Line TTL; (1492)

Change $\boxed{002}$, $\boxed{005}$, & $\boxed{027}$ from 75Ω to 1K ±5%. Change, the video input connector, $\boxed{006}$ from a 6 conductor to a 7 conductor header.

5 Solder Connections: A, B, C, P, & S

Solder Connections:

Solder Connections:

NOTES:

Precision Resisitor Arrays (PRAs).

