

SERVICE MANUAL

STEREO/DUAL 31-BAND GRAPHIC
EQUALIZER

GEQ-1231D/2231D

interM

www.inter-m.com
MADE IN KOREA
2003.2 9017100300

interM

MICOM DATA

MM74HC4051 8-CHANNEL ANALOG MULTIPLEXER

■ GENERAL DESCRIPTION

The MM74HC4051, MM74HC4052 and MM74HC4053 Multiplexers are digitally controlled analog switches implemented in advanced silicon-gate CMOS technology. These switches have low “on” resistance and low “off” leakages. They are bidirectional switches, thus any analog input may be used as an output and vice-versa. Also These switches contain linearization circuitry which lowers the on resistance and increases switch linearity. These devices allow control of up to $\pm 6V$ (peak) analog signals with digital control signals of 0 to 6V. Three supply pins are provided for V_{CC} , ground, and V_{EE} . This enables the connection of 0-5V logic signals when $V_{CC} = 5V$ and an analog input range of $\pm 5V$ when $V_{EE} = 5V$. All three devices also have an inhibit control which when HIGH will disable all switches to their off state. All analog inputs and outputs and digital inputs are protected from electrostatic damage by diodes to V_{CC} and ground.

This device connects together the outputs of 8 switches, thus achieving an 8 channel multiplexer. The binary code placed on the A, B, and C select lines determines which one of the eight switches is “on”, and connects one of the eight inputs to the common output.

■ FEATURES

- Wide analog input voltage range: $\pm 6V$
- Low “on” resistance: 50 typ.($V_{CC}-V_{EE} = 4.5V$), 30 typ.($V_{CC}-V_{EE} = 9V$)
- Logic level translation to enable 5V logic with $\pm 5V$ analog signals
- Low quiescent current: $80\mu A$ maximum (74HC)
- Matched Switch characteristic

■ ORDERING CODE:


Order Number	Package Number	Package Description
MM74HC4051M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012,0.150" Narrow
MM74HC4051WM	M16B	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013,0.300" Wide
MM74HC4051SJ	M16D	16-Lead Small Outline Package (SOP), ELAJ TYPE II, 5.3mm Wide
MM74HC4051MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153,4.4mm Wide
MM74HC4051N	N16E	16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-0010,300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.

CONTENTS

Micom Data	1 ~ 21
Specifications	22
Electrical Parts List	23 ~ 24
Top and Bottom View of P.C. Board	25 ~ 29
Wiring Diagram	30
Block Diagram	31 ~ 32
Schematic Diagram	33 ~ 50
Exploded View of Cabinet & Chassis / Mechanical Parts List	51 ~ 54
Ass'y Drawing	55 ~ 58


■ CONNECTION DIAGRAMS (Pin Assignments for DIP, SOIC, SOP and TSSO)




■ TRUTH TABLES

Input				"ON" Channel
Inh	C	B	A	
H	X	X	X	None
L	L	L	L	Y0
L	L	L	H	Y1
L	L	H	L	Y2
L	L	H	H	Y3
L	H	L	L	Y4
L	H	L	H	Y5
L	H	H	L	Y6
L	H	H	H	Y7

■ LOGIC DIAGRAMS



■ PHYSICAL DIMENSIONS inches (millimeters) unless otherwise noted



74LV164 8-bit SERIAL-IN / PARALLEL-OUT SHIFT REGISTER

■ FEATURES

- Wide operating voltage: 1.0 to 5.5V
- Optimized for Low Voltage applications: 1.0 to 3.6V
- Accepts TTL input levels between $V_{CC}=2.7V$ and $V_{CC}=3.6V$
- Typical V_{OLP} (output ground bounce) < 0.8V@ $V_{CC}=3.3V$, $T_{amb}=25^{\circ}C$
- Typical V_{OHV} (output V_{OH} undershoot) > 2V@ $V_{CC}=3.3V$, $T_{amb}=25^{\circ}C$
- Gated serial data inputs
 - Asynchronous master reset
 - I_{CC} category: MSI
- Output capability: standard

■ DESCRIPTION

The 74LV164 is a low-voltage Si-gate CMOS device and is pin and function compatible with the 74HC/HCT164.

The 74LV164 is an 8-bit edge-triggered shift register with serial data entry and an output from each of the eight stages. Data is entered serially through one of two inputs(D_{sa} or D_{sb}); either input can be used as an active HIGH enable for data entry through the other input. Both inputs must be connected together or an unused input must be tied HIGH.

Data shifts one place to the right on each LOW-to-HIGH transition of the clock (CP) input and enters into Q_0 , which is the logical AND of the two data inputs (D_{sa} , D_{sb}) that existed one set-up time prior to the rising clock edge.

A LOW on the master reset (MR) input overrides all other inputs and clears the register asynchronously, forcing all outputs LOW.

■ QUICK REFERENCE DATA

$GND = OV$; $T_{amb} = 25^{\circ}C$; $t=t_l \leq 2.5ns$

Symbol	Parameter	Conditions	Typical	Unit
t_{PHL}, t_{PLH}	Propagation delay CP to Q_n	$C_L=15pF$ $V_{CC}=3.3V$	12	ns
	MR to Q_n		12	
	f_{max}		78	MHz
C_I	Input capacitance		3.5	pF
C_{PD}	Power dissipation capacitance per gate	$V_{CC}=3.3V$ Notes 1 and 2	40	pF

NOTES 1: C_{PD} is used to determine the dynamic power dissipation (P_D in μW)

$$P_D = CPD \times V_{CC}^2 \times f_i + \sum (C_L \times V_{CC}^2 \times f_o)$$

f_i = input frequency in MHz; C_L = output load capacitance in pF;

f_o = output frequency in MHz; V_{CC} = supply voltage in V;


$$\sum (C_L \times V_{CC}^2 \times f_o)$$

2: The condition is $V_i = GND$ to V_{CC}

■ ORDERING INFORMATION

Packages	Temperature Range	Outside North America	North America	Pkg. Dwg.#
14-Pin Plastic DIL	-40°C to + 125°C	74LV164N	74LV164N	SOT27-1
14-Pin Plastic SO	-40°C to + 125°C	74LV164D	74LV164D	SOT108-1
14-Pin Plastic SSOP Type II	-40°C to + 125°C	74LV164DB	74LV164DB	SOT337-1
14-Pin Plastic TSSOP Type I	-40°C to + 125°C	74LV164PW	74LV164PW DH	SOT402-1


■ PIN CONFIGURATION




■ PIN DESCRIPTION

Pin Number	Symbol	Function
1, 2	D_{sa}, D_{sb}	Date inputs
3, 4, 5, 6	Q_0 to Q_7	Outputs
10, 11, 12, 13		
7	GND	Ground(ov)
8	CP	Clock input (LOW-to-HIGH, edge-trig-gered)
9	MR	Master reset input (active LOW)
14	V_{CC}	Positive supply voltage


■ LOGIC SYMBOL




■ LOGIC SYMBOL (IEEE/IEC)



■ FUNCTIONAL DIAGRAM



■ SO14 : plastic small outline package; 14 leads; body width 3.9 mm



■ DIMENSIONS (inch dimensions are derived from the original mm dimensions)

Unit	A max.	A ₁	A ₂	A ₃	b _p	c	D ⁽¹⁾	E ⁽¹⁾	e	H _E	L	L _p	Q	v	w	y	z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	8.75 8.55	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.0098 0.0039	0.057 0.049	0.01	0.019 0.014	0.0098 0.0075	0.35 0.34	0.16 0.15	0.050	0.24 0.23	0.041 0.016	0.039 0.024	0.028 0.024	0.01	0.01	0.004	0.028 0.012	0°

NOTE : Plastic or metal protrusions of 0.15 mm maximum per side are not included.


Outline Version	References			European Projection	Issue Date
	lec	Jedec	Eiaj		
SOT108-1	076E06S	MS-012AB			91-08-13 95-01-23

AD7819 2.7V to 5.5V, 200 kSPS 8-bit SAMPLING ADC

■ FEATURES

- 8-Bit ADC with 4.5 μ s Conversion Time
- On-Chip Track and Hold
- Operating Supply Range : 2.7V to 5.5V
- Specifications at 2.7V-3.6V and 5V \pm 10%
- 8-Bit Parallel Interface : 8-Bit Read
- Power Performance
Normal Operation : 10.5mW, V_{DD}=3V
- Automatic Power-Down : 57.75 μ W@1kSPS, V_{DD}=3V
- Analog Input Range : 0V to V_{REF}
- Reference Input Range : 1.2V to V_{DD}

■ FUNCTIONAL BLOCK DIAGRAM



■ GENERAL DESCRIPTION

The AD7819 is a high speed, microprocessor-compatible, 8-bit analog-to-digital converter with a maximum throughput of 200kSPS. The converter operates off a single 2.7V to 5.5V supply and contains a 4.5 μ s successive approximation A/D converter, track/hold circuitry, on-chip clock oscillator and 8-bit wide parallel interface. The parallel interface is designed to allow easy interfacing to microprocessors and DSPs. Using only address decoding logic the AD7819 is easily mapped into the microprocessor address space.

When used in its power-down mode, the AD7819 automatically powers down at the end of a conversion and powers up at the start of a new conversion. This feature significantly reduces the power consumption of the part at lower throughput rates. The AD7819 can also operate in a high speed mode where the part is not powered down between conversions. In this mode of operation the part is capable of providing 200 kSPS throughput.

The part is available in a small, 16-lead 0.3" wide, plastic dual-in-line package (DIP); in a 6-lead, 0.15" wide, narrow body small outline IC (SOIC) and in a 16-lead, narrow body, thin shrink small outline package (TSSOP).

■ ABSOLUTE MAXIMUM RATINGS*

V _{DD} to DGND	-0.3V to + 7V
Digital Input Voltage to DGND (CONVST, RD, CS)	-0.3V, V _{DD} + 0.3V
Digital Output Voltage to DGND (BUSY, DB0-DB7)	-0.3V, V _{DD} + 0.3V
REF _{IN} to AGND	-0.3V, V _{DD} + 0.3V
Analog Input	-0.3V, V _{DD} + 0.3V
Storage Temperature Range	-65°C to + 150°C
Junction Temperature	150°C
Plastic DIP Package, Power Dissipation	450mW
θ _{JA} Thermal Impedance	105°C/W
Lead Temperature, (Soldering 10 sec)	260°C
SOIC Package, Power Dissipation	450mW
θ _{JA} Thermal Impedance	75°C/W
Lead Temperature, Soldering Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C
SSOP Package, Power Dissipation	450mW
θ _{JA} Thermal Impedance	115°C/W
Lead Temperature, Soldering Vapor Phase (60 sec)	215°C
Infrared (15 sec)	220°C




Figure 1. Load Circuit for Digital Output Timing Specifications

■ ORDERING GUIDE


Model	Linearity Error(LSB)	Package Description	Package Option
AD7819YN	± 1 LSB	Plastic DIP	N-16
AD7819YR	± 1 LSB	Small Outline IC	R-16A
AD7819YRU	± 1 LSB	Thin Shark Small Outline (TSSOP)	RU-16

*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

■ PIN FUNCTION DESCRIPTION

Pin No.	Mnemonic	Description
1	V _{REF}	Reference Input, 1.2V to V _{DD} .
2	V _{IN}	Analog Input, 0V to V _{REF} .
3	GND	Analog and Digital Ground.
4	CONVST	Convert Start. A low-to-high transition on this pin initiates a 1.5 µs pulse on an internally generated CONVST signal. A high-to-low transition on this line initiates the conversion process if the internal CONVST signal is low. Depending on the signal on this pin at the end of a conversion, the AD7819 automatically powers down.
5	CS	Chip Select. This is a logic input. CS is used in conjunction with RD to enable outputs.
6	RD	Read Pin. This is a logic input. When CS is low and RD goes low, the DB7-DB0 leave their high impedance state and data is driven onto the data bus.
7	BUSY	ADC Busy Signal. This is a logic output. This signal goes logic high during the conversion process.
8-15	DB0-DB7	Data Bit 0 to 7. These outputs are three-state TTL-compatible.
16	V _{DD}	Positive power supply voltage, 2.7V to 5.5V.

■ PIN CONFIGURATION DIP/SOIC



■ CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charge as high as 4000V readily accumulate on the human body and test equipment and can discharge without detection. Although the AD7819 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high-energy electrostatic discharges. Therefore, proper ESD precaution are recommended to avoid performance degradation or loss of functionality.



AK4524 24 bit 96kHz AUDIO CODEC

■ GENERAL DESCRIPTION

The AK4524 is a high performance 24bit CODEC for the 96kHz recording system. The ADC has an Enhanced Dual Bit architecture with wide dynamic range. The DAC uses the new developed Advanced Multi Bit architecture and achieves low outband noise and high jitter tolerance by use of SCF(switted capacitor filter) techniques. The AK4524 has an input PGA and is well suited MD, DVTR system and musical instruments.

■ FEATURES

- 24bit 2ch ADC**
 - 64x Oversampling
 - Single-End inputs
 - S/(N+D):90dB
 - Dynamic Range, S/N:100dB
 - Digital HPF for offset cancellation
 - Input PGA with +8dB gain & 0.5dB step
 - Input DATT with -72dB att
 - I/F format:MSB justified or I²S

- 24bit 2ch DAC**
 - 128 x Oversampling
 - 24bit 8 times Digital Filter
 - Ripple: ± 0.005 dB, Attenuation:75dB
 - SCF
 - Differential Outputs
 - S/(N+D):94dB
 - Dynamic Range, S/N:110dB
 - De-emphasis for 32kHz, 44.1kHz, 48kHz sampling
 - Output DATT with -72dB att
 - Soft Mute
 - I/F format:MSB justified, LSB justified or I²S

- High Jitter Tolerance**

- 3-wire Serial Interface for Volume Control**

- Master Clock**
 - X'tal Oscillating Circuit
 - 256fs/384fs/768fs/1024fs


- Master Mode/Slave Mode**

- 5V operation**

- 3V Power Supply Pin for 3V I/F**

- Small 28pin VSOP package**


■ BLOCK DIAGRAM




■ ORDERING GUIDE

AK4524VF	-10~+70°C	28pin VSOP (0.65mm pitch)
AKD4524	Evaluation Board	

■ PIN LAYOUT



■ PACKAGE



Note : Dimension ** does not include mold flash.

■ PACKAGE & LEAD FRAME MATERIAL

Package molding compound: Epoxy

Lead frame material: Cu

Lead frame surface treatment: Solder plate

ADSP-21065L DSP MICROCOMPUTER

■ SUMMARY

- High Performance Signal Computer for Communications, Audio, Automotive, Instrumentation and Industrial Applications
- Super Harvard Architecture Computer (SHARC®)
- Four Independent Buses for Dual Data, Instruction, and I/O Fetch on a Single Cycle
- 32-Bit Fixed-Point Arithmetic; 32-Bit and 40-Bit Floating-Point Arithmetic
- 544 Kbits On-Chip SRAM Memory and Integrated I/O Peripheral
- I²S Support, for Eight Simultaneous Receive and Transmit Channels

■ KEY FEATURES

- 66 MIPS, 198 MFLOPS Peak, 132 MFLOPS Sustained Performance
- User-Configurable 544 Kbits On-Chip SRAM Memory
- Two External Port, DMA Channels and Eight Serial Port, DMA Channels
- SDRAM Controller for Glueless Interface to Low Cost External Memory (@66 MHz)
- 64M Words External Address Range
- 12 Programmable I/O Pins and Two Timers with Event Capture Options
- Code-Compatible with ADSP-2106x Family
- 208-Lead MQFP or 196-Ball Mini-BGA Package
- 3.3 Volt Operation

Flexible Data Formats and 40-Bit Extended Precision

- 32-Bit Single-Precision and 40-Bit Extended-Precision IEEE Floating-Point Data Formats
- 32-Bit Fixed-Point Data Format, Integer and Fractional, with Dual 80-Bit Accumulators

Parallel Computations

- Single-Cycle Multiply and ALU Operations in Parallel with Dual Memory Read/Writes and Instruction Fetch
- Multiply with Add and Subtract for Accelerated FFT Butterfly Computation
- 1024-Point Complex FFT Benchmark: 0.274 ms (18,221 Cycles)

544 Kbits Configurable On-Chip SRAM

- Dual-Ported for Independent Access by Core Processor and DMA
- Configurable in Combinations of 16-, 32-, 48-Bit Data and Program Words in Block 0 and Block 1

DMA Controller

- Ten DMA Channels—Two Dedicated to the External Port and Eight Dedicated to the Serial Ports
- Background DMA Transfers at up to 66 MHz, in Parallel with Full Speed Processor Execution
- Performs Transfers Between:
 - Internal RAM and Host
 - Internal RAM and Serial Ports
 - Internal RAM and Master or Slave SHARC
 - Internal RAM and External Memory or I/O Devices
 - External Memory and External Devices

Host Processor Interface

- Efficient Interface to 8-, 16-, and 32-Bit Microprocessors
- Host Can Directly Read/Write ADSP-21065L IOP Registers


Multiprocessing

- Distributed On-Chip Bus Arbitration for Glueless, Parallel Bus Connect Between Two ADSP-21065Ls Plus Host
- 132 Mbytes/s Transfer Rate Over Parallel Bus

Serial Ports

- Independent Transmit and Receive Functions
- Programmable 3-Bit to 32-Bit Serial Word Width
- I²S Support Allowing Eight Transmit and Eight Receive Channels
- Glueless Interface to Industry Standard Codecs
- TDM Multichannel Mode with μ -Law/A-Law Hardware Companding
- Multichannel Signaling Protocol

BLOCK DIAGRAM



PIN DESCRIPTIONS

ADSP-21065L pin definitions are listed below. Inputs identified as synchronous (S) must meet timing requirements with respect to CLKIN (or with respect to TCK for TMS, TDI). Inputs identified as asynchronous (A) can be asserted asynchronously to CLKIN (or to TCK for TRST).

Unused inputs should be tied or pulled to VDD or GND, except for ADDR₂₃₋₀, DATA₃₁₋₀, FLAG₁₁₋₀, SW, and TDI—these pins can be left floating. These pins have a logic-level hold circuit that prevents the input from floating internally.

I=Input	S=Synchronous	P=Power Supply	(O/D)=Open Drain
O=Output	A=Asynchronous	G=Ground	(A/D)=Active Drive
T=Three-state (when SBTS is asserted, or when the ADSP-2106x is a bus slave)			

Pin	Type	Function
ADDR ₂₃₋₀	I/O/T	External Bus Address. The ADSP-21065L outputs addresses for external memory and peripherals on these pins. In a multiprocessor system the bus master outputs addresses for read/writes of the IOP registers of the other ADSP-21065L. The ADSP-21065L inputs addresses when a host processor or multiprocessing bus master is reading or writing its IOP registers.
DATA ₃₁₋₀	I/O/T	External Bus Data. The ADSP-21065L inputs and outputs data and instructions on these pins. The external data bus transfers 32-bit single-precision floating-point data and 32-bit fixed-point data over bits 31-0. 16-bit short word data is transferred over bits 15-0 of the bus. Pull-up resistors on unused DATA pins are not necessary.
MS ₃₋₀	I/O/T	Memory Select Lines. These lines are asserted as chip selects for the corresponding banks of external memory. Internal ADDR ₂₅₋₂₄ are decoded into MS ₃₋₀ . The MS ₃₋₀ lines are decoded memory address lines that change at the same time as the other address lines. When no external memory access is occurring the MS ₃₋₀ lines are inactive; they are active, however, when a conditional memory access instruction is executed, whether or not the condition is true. Additionally, an MS ₃₋₀ line which is mapped to SDRAM may be asserted even when no SDRAM access is active. In a multiprocessor system, the MS ₃₋₀ lines are output by the bus master.
RD	I/O/T	Memory Read Strobe. This pin is asserted when the ADSP-21065L reads from external memory devices or from the IOP register of another ADSP-21065L. External devices (including another ADSP-21065L) must assert RD to read from the ADSP-21065L's IOP registers. In a multiprocessor system, RD is output by the bus master and is input by another ADSP-21065L.
WR	I/O/T	Memory Write Strobe. This pin is asserted when the ADSP-21065L writes to external memory devices or to the IOP register of another ADSP-21065L. External devices must assert WR to write to the ADSP-21065L's IOP registers. In a multiprocessor system, WR is output by the bus master and is input by the other ADSP-21065L.
SW	I/O/T	Synchronous Write Select. This signal interfaces the ADSP-21065L to synchronous memory devices (including another ADSP-21065L). The ADSP-21065L asserts SW to provide an early indication of an impending write cycle, which can be aborted if WR is not later asserted (e.g., in a conditional write instruction). In a multiprocessor system, SW is output by the bus master and is input by the other ADSP-21065L to determine if the multiprocessor access is a read or write. SW is asserted at the same time as the address output.
ACK	I/O/S	Memory Acknowledge. External devices can deassert ACK to add wait states to an external memory access. ACK is used by I/O devices, memory controllers, or other peripherals to hold off completion of an external memory access.

Pin	Type	Function
SBTS	I/S	access. The ADSP-21065L deasserts ACK as an output to add wait states to a synchronous access of its IOP registers. In a multiprocessor system, a slave ADSP-21065L deasserts the bus master's ACK input to add wait state(s) to an access of its IOP registers. The bus master has a keeper latch on its ACK pin that maintains the input at the level to which it was last driven.
\overline{IRQ}_{2-0}	I/A	Suspend Bus Three-State. External devices can assert \overline{SBTS} to place the external bus address, data, selects, and strobes—but not SDRAM control pins—in a high impedance state for the following cycle. If the ADSP-21065L attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not finish until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-21065L deadlock.
FLAG ₁₁₋₀	I/O/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive. Flag Pins. Each is configured via control bits as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
\overline{HBR}	I/A	Host Bus Request. Must be asserted by a host processor to request control of the ADSP-21065L's external bus. When \overline{HBR} is asserted in a multiprocessor system, the ADSP-21065L that is bus master will relinquish the bus and assert \overline{HBG} . To relinquish the bus, the ADSP-21065L places the address, data, select, and strobe lines in a high impedance state. It does, however, continue to drive the SDRAM control pins. \overline{HBR} has priority over all ADSP-21065L bus requests (\overline{BR}_{2-1}) in a multiprocessor system.
\overline{HBG}	I/O	Host Bus Grant. Acknowledges an \overline{HBR} bus request, indicating that the host processor may take control of the external bus. \overline{HBG} is asserted by the ADSP-21065L until \overline{HBR} is released. In a multiprocessor system, \overline{HBG} is output by the ADSP-21065L bus master.
\overline{CS}	I/A	Chip Select. Asserted by host processor to select the ADSP-21065L.
REDY(O/D)	O	Host Bus Acknowledge. The ADSP-21065L deasserts REDY to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREADY bit of SYSCON register to be active drive (A/D). REDY will only be output if the \overline{CS} and \overline{HBR} inputs are asserted.
\overline{DMAR}_1	I/A	DMA Request 1 (DMA Channel 9).
\overline{DMAR}_2	I/A	DMA Request 2 (DMA Channel 8).
$\overline{DMA\bar{G}}_1$	O/T	DMA Grant 1 (DMA Channel 9).
$\overline{DMA\bar{G}}_2$	O/T	DMA Grant 2 (DMA Channel 8).
\overline{BR}_{2-1}	I/O/S	Multiprocessing Bus Requests. Used by multiprocessing ADSP-21065L's to arbitrate for bus mastership. An ADSP-21065L drives its own \overline{BR}_x line (corresponding to the value of its ID ₂₋₀ inputs) only and monitors all others. In a uniprocessor system, tie both \overline{BR}_x pins to VDD.
ID ₁₋₀	I	Multiprocessing ID. Determines which multiprocessor bus request ($\overline{BR}_1-\overline{BR}_2$) is used by ADSP-21065L. ID=01 corresponds to \overline{BR}_1 , ID=10 corresponds to \overline{BR}_2 . ID=00 in single-processor systems. These lines are a system configuration selection which should be hard-wired or changed only at reset.
\overline{CPA} (O/D)	I/O	Core Priority Access. Asserting its \overline{CPA} pin allows the core processor of an ADSP-21065L bus slave to interrupt background DMA transfers and gain

Pin	Type	Function
SBTS	I/S	access. The ADSP-21065L deasserts ACK as an output to add wait states to a synchronous access of its IOP registers. In a multiprocessor system, a slave ADSP-21065L deasserts the bus master's ACK input to add wait state(s) to an access of its IOP registers. The bus master has a keeper latch on its ACK pin that maintains the input at the level to which it was last driven.
\overline{IRQ}_{2-0}	I/A	Suspend Bus Three-State. External devices can assert \overline{SBTS} to place the external bus address, data, selects, and strobes—but not SDRAM control pins—in a high impedance state for the following cycle. If the ADSP-21065L attempts to access external memory while SBTS is asserted, the processor will halt and the memory access will not finish until SBTS is deasserted. SBTS should only be used to recover from host processor/ADSP-21065L deadlock.
FLAG ₁₁₋₀	I/O/A	Interrupt Request Lines. May be either edge-triggered or level-sensitive. Flag Pins. Each is configured via control bits as either an input or an output. As an input, it can be tested as a condition. As an output, it can be used to signal external peripherals.
\overline{HBR}	I/A	Host Bus Request. Must be asserted by a host processor to request control of the ADSP-21065L's external bus. When \overline{HBR} is asserted in a multiprocessor system, the ADSP-21065L that is bus master will relinquish the bus and assert \overline{HBG} . To relinquish the bus, the ADSP-21065L places the address, data, select, and strobe lines in a high impedance state. It does, however, continue to drive the SDRAM control pins. \overline{HBR} has priority over all ADSP-21065L bus requests (\overline{BR}_{2-1}) in a multiprocessor system.
\overline{HBG}	I/O	Host Bus Grant. Acknowledges an \overline{HBR} bus request, indicating that the host processor may take control of the external bus. \overline{HBG} is asserted by the ADSP-21065L until \overline{HBR} is released. In a multiprocessor system, \overline{HBG} is output by the ADSP-21065L bus master.
\overline{CS}	I/A	Chip Select. Asserted by host processor to select the ADSP-21065L.
REDY(O/D)	O	Host Bus Acknowledge. The ADSP-21065L deasserts REDY to add wait states to an asynchronous access of its internal memory or IOP registers by a host. Open drain output (O/D) by default; can be programmed in ADREADY bit of SYSCON register to be active drive (A/D). REDY will only be output if the \overline{CS} and \overline{HBR} inputs are asserted.
\overline{DMAR}_1	I/A	DMA Request 1 (DMA Channel 9).
\overline{DMAR}_2	I/A	DMA Request 2 (DMA Channel 8).
$\overline{DMA\bar{G}}_1$	O/T	DMA Grant 1 (DMA Channel 9).
$\overline{DMA\bar{G}}_2$	O/T	DMA Grant 2 (DMA Channel 8).
\overline{BR}_{2-1}	I/O/S	Multiprocessing Bus Requests. Used by multiprocessing ADSP-21065L's to arbitrate for bus mastership. An ADSP-21065L drives its own \overline{BR}_x line (corresponding to the value of its ID ₂₋₀ inputs) only and monitors all others. In a uniprocessor system, tie both \overline{BR}_x pins to VDD.
ID ₁₋₀	I	Multiprocessing ID. Determines which multiprocessor bus request ($\overline{BR}_1-\overline{BR}_2$) is used by ADSP-21065L. ID=01 corresponds to \overline{BR}_1 , ID=10 corresponds to \overline{BR}_2 . ID=00 in single-processor systems. These lines are a system configuration selection which should be hard-wired or changed only at reset.
\overline{CPA} (O/D)	I/O	Core Priority Access. Asserting its \overline{CPA} pin allows the core processor of an ADSP-21065L bus slave to interrupt background DMA transfers and gain

Pin	Type	Function
TMS	I/S	Test Mode Select (JTAG). Used to control the test state machine. TMS has a 20kΩ internal pull-up resistor.
TDI	I/S	Test Data Input (JTAG). Provides serial data for the boundary scan logic. TDI has a 20kΩ internal pull-up resistor.
TDO	O	Test Data Output (JTAG). Serial scan output of the boundary scan path.
TRST	I/A	Test Reset (JTAG). Resets the test state machine. $\overline{\text{TRST}}$ must be asserted (pulsed low) after power-up or held low for proper operation of the ADSP-21065L. TRST has a 20kΩ internal pull-up resistor.
EMU (O/D)	O	Emulation Status. Must be connected to the ADSP-21065L EZ-ICE target board connector only.
BMSTR	O	Bus Master Output. In a multiprocessor system, indicates whether the ADSP-21065L is current bus master of the shared external bus. The ADSP-21065L drives BMSTR high only while it is the bus master. In a single-processor system (ID=00), the processor drives this pin high.
CAS	I/O/T	SDRAM Column Access Strobe. Provides the column address. In conjunction with $\overline{\text{RAS}}$, $\overline{\text{MSx}}$, $\overline{\text{SDWE}}$, SDCLKx, and sometimes SDA10, defines the operation for the SDRAM to perform.
RAS	I/O/T	SDRAM Row Access Strobe. Provides the row address. In conjunction with CAS, MSx, $\overline{\text{SDWE}}$, SDCLKx, and sometimes SDA10, defines the operation for the SDRAM to perform.
SDWE	I/O/T	SDRAM Write Enable. In conjunction with CAS, RAS, $\overline{\text{MSx}}$, SDCLKx and sometimes SDA10, defines the operation for the SDRAM to perform.
DQM	O/T	SDRAM Data Mask. In write mode, DQM has a latency of zero and is used to block write operations.
SDCLK ₁₋₀	I/O/S/T	SDRAM 2x Clock Output. In systems with multiple SDRAM devices connected in parallel, supports the corresponding increased clock load requirements, eliminating need of off-chip clock buffers. Either SDCLK ₁ or both SDCLKx pins can be three-stated.
SDCKE	I/O/T	SDRAM Clock Enable. Enables and disables the CLK signal. For details, see the data sheet supplied with your SDRAM device.
SDA10	O/T	SDRAM A10 Pin. Enables applications to refresh an SDRAM in parallel with a host access.
XTAL	O	Crystal Oscillator Terminal. Used in conjunction with CLKIN to enable the ADSP-21065L's internal clock generator or to disable it to use an external clock source. See CLKIN.
PWM_EVENT ₁₋₀	I/O/A	PWM Output/Event Capture. In PWMOUT mode, is an output pin and functions as a timer counter. In WIDTH_CNT mode, is an input pin and functions as a pulse counter/event capture.
VDD	P	Power Supply; nominally +3.3V dc. (33 pins)
GND	G	Power Supply Return. (37 pins)
NC		Do Not Connect. Reserved pins that must be left open and unconnected. (7)

■ CLOCK SIGNALS

The ADSP-21065L can use an external clock or a crystal. See CLKIN pin description. You can configure the ADSP-21065L to use its internal clock generator by connecting the necessary components to CLKIN and XTAL. You can use either a crystal operating in the fundamental mode or a crystal operating at an overtone. Figure shows the component connections used for a crystal operating in fundamental mode, and Figure 2 shows the component connections used for a crystal operating at an overtone.




Figure 1. 30 MHz Operation (Fundamental Mode Crystal)




Figure 2. 30 MHz Operation (3rd Overtone Crystal)

■ TARGET BOARD CONNECTOR FOR EZ-ICE PROBE

The ADSP-2106x EZ-ICE emulator uses the IEEE 1149.1 JTAG test access port of the ADSP-2106x to monitor and control the target board processor during emulation. The EZ-ICE probe requires the ADSP-2106x's CLKIN, TMS, TCK, TRST, TDI, EMU and GND signals be made accessible on the target system via a 14-pin connector (a 2 row x 7 pin strip header) such as that shown in Figure 3. The EZ-ICE probe plugs directly onto this connector for chip-on-board emulation. You must add this connector to your target board design if you intend to use the ADSP-2106x EZ-ICE.

The total trace length between the EZ-ICE connector and the furthest device sharing the EZ-ICE JTAG pins should be limited to 15 inches maximum for guaranteed operation. This restriction on length must include EZ-ICE JTAG signals, which are routed to one or more 2106x devices or to a combination of 2106xs and other JTAG devices on the chain.

The 14-pin, 2-row pin strip header is keyed at the Pin 3 location—you must remove Pin 3 from the header. The pins must be 0.025 inch square and at least 0.20 inch in length. Pin spacing should be 0.1x0.1 inches. Pin strip headers are available from vendors such as 3M, McKenzie and Samtec.





Figure 3. Target Board Connector for ADSP-2106x EZ-ICE (JTAG Header)

■ 208-LEAD MQFP PIN CONFIGURATION

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
1	VDD	43	CAS	85	VDD	127	DATA28
2	RFS0	44	SDWE	86	DATA3	128	DATA29
3	GND	45	VDD	87	DATA4	129	GND
4	RCLK0	46	DQM	88	DATA5	130	VDD
5	DR0A	47	SDCKE	89	GND	131	VDD
6	DR0B	48	SDA10	90	DATA6	132	DATA30
7	TFS0	49	GND	91	DATA7	133	DATA31
8	TCLK0	50	DMAG1	92	DATA8	134	FLAG7
9	VDD	51	DMAG2	93	VDD	135	GND
10	GND	52	HBG	94	GND	136	FLAG6
11	DT0A	53	BMSTR	95	VDD	137	FLAG5
12	DT0B	54	VDD	96	DATA9	138	FLAG4
13	RFS1	55	CS	97	DATA10	139	GND
14	GND	56	SBTS	98	DATA11	140	VDD
15	RCLK1	57	GND	99	GND	141	VDD
16	DR1A	58	WR	100	DATA12	142	NC
17	DR1B	59	RD	101	DATA13	143	ID1
18	TFS1	60	GND	102	NC	144	ID0
19	TCLK1	61	VDD	103	NC	145	EMU
20	VDD	62	GND	104	DATA14	146	TDO
21	VDD	63	REDY	105	VDD	147	TRST
22	DT1A	64	SW	106	GND	148	TDI
23	DT1B	65	CPA	107	DATA15	149	TMS
24	PWM_EVENT1	66	VDD	108	DATA16	150	GND
25	GND	67	VDD	109	DATA17	151	TCK
26	PWM_EVENT0	68	GND	110	VDD	152	BSEL
27	BR1	69	ACK	111	DATA18	153	BMIS
28	BR2	70	MS0	112	DATA19	154	GND
29	VDD	71	MS1	113	DATA20	155	GND
30	CLKIN	72	GND	114	GND	156	VDD
31	XTAL	73	GND	115	NC	157	RESET
32	VDD	74	MS2	116	DATA21	158	VDD
33	GND	75	MS3	117	DATA22	159	GND
34	SDCLK1	76	FLAG11	118	DATA23	160	ADDR23
35	GND	77	VDD	119	GND	161	ADDR22
36	VDD	78	FLAG10	120	VDD	162	ADDR21
37	SDCLK0	79	FLAG9	121	DATA24	163	VDD
38	DMAR1	80	FLAG8	122	DATA25	164	ADDR20
39	DMAR2	81	GND	123	DATA26	165	ADDR19
40	HBR	82	DATA0	124	VDD	166	ADDR18
41	GND	83	DATA1	125	GND	167	GND
42	RAS	84	DATA2	126	DATA27	168	GND

■ 208-LEAD MQFP PIN



SPECIFICATIONS

ELECTRICAL

ANALOG INPUT

- XLR & 1/4" TRS, Electronically Balanced, RF Filtered, and fully unbalanced compatible
- Impedance>10kΩ
- Maximal Input Level20dBu

ANALOG OUTPUT

- XLR & 1/4" TRS, Electronically Balanced, RF Filtered and fully unbalanced compatible
- Impedance< 100Ω
- Maximum Output Level @ > 600Ω20dBu
- DIP Switch Selectable Output Attenuator in 3dB Steps20dBu to 2dBu and Unity-Gain Mode

GRAPHIC EQUALIZER

- 31-Band 1/3-Octave Interpolating Constant-Q Filter Bank
- Selectable Boost/Cut Range±12dB/ ±6dB and 0 to -12dB/ 0 to -6dB (in Cut Only mode)
- Input Gain Control0 to +18dB
- 6-LED Input Level Meter-40dBu, -24dBu, -15dBu, -8dBu, -3dBu, Peak (> +18dBu)

CUT FILTERS

- Low-Cut Frequency Range12.5Hz~200Hz
- Low-Cut Slope18dB/octave Butterworth
- High-Cut Frequency Range3.3kHz~29.5kHz
- High-Cut Slope18dB/octave Butterworth

PEAK-LIMITER

- TypeMaximizer with Soft Clip
- Threshold0 to 19dBu
- 3-LED Gain Reduction Meter1, 3, 6dB
- Output Clip Indicator> +19dBu
- Limiter Link (GEQ-2231D only)ON/OFF
- Channel Link (GEQ-2231D only)ON/OFF

SYSTEM PERFORMANCE

- Frequency Response (-0.5dB)10Hz~31.5kHz
- Dynamic Range> 95dB-A
- THD+N< 0.003%

GENERAL

- Power SourceAC 100V/120V/230V/240V, 50/60Hz
- Power Consumption10W
- WeightGEQ-1231D: 3.5kg
GEQ-2231D: 5.0kg
- DimensionsGEQ-1231D (1HU Rack): 482(W) × 44(H) × 280(D) mm
GEQ-2231D (2HU Rack): 482(W) × 88(H) × 280(D) mm


* Due to continuous improvements specifications and design are subject to change without prior notice.

ELECTRICAL PARTS LIST

Ref No.	Part No.	Description	Value
AC INPUT B'D (4003482620)			
C402-403	3549222091	CAP DE7100F 222MVAI-KC	2.2n/250
C404-405	3549472092	CAP DE7100F472MVAI-KC	4.7n/250
TR301	2658399940	COMMON MODE CHOKE COIL MEQ-2000	CHOKE COIL
P1 P3 P14 P27	4465998210	TERMINAL(250)PCB TAB	TERMINAL
	4458999110	FUSE CLIP 5*20	FUSE CLIP
FRONT B'D:GEQ-2231D (4003482400)			
IC115-116	S21225165401	IC 74LCX 138(SOP16)PHI	74LCX138
C110-140 C142-197	S35101045039	CAP X7R 100N 10% 63V 2012	100n
C202-207 C209-211	S35102204321	CAP CL 22PF 50V J 1608	22p
C101-102	S3900699944	EMI NFM60(SMD)	NFM60R
F101	S34121000422	CAP RC 10UF 16V	10u
C201 C208	S21225160201	IC 74HC4051 SOIC	74HC4051
IC106-114	S21224147701	IC 74LV164 SOT108-1	74LVC164
IC101-105 IC120	S22400502001	DIODE BAW56 SOT23	BAW56
D101-103 D142	D6 D8-13 D104-111	LED BL-S4548-TBS22A 1.8MM	LED1.8MM
D120-122 D128 D140	2309770100	LED LTL-1CHY LITEON	LED3MM-YELLOW
D116-117 D132-133	2300031100	LED LTL-1CHG LITEON	LED3MM-GREEN
D14 D113 D123-124	2300032100	LED LTL-1CHEE LITEON	LED3MM-RED
D114 D129-131	2300030000	RES TF 100 1/16W 1608	100
D115 D141	R102 R133	RES TF 150 1/16W 1608	150
D126-127 D118-119	30101017121	RES TF 1K 1/16W 1608	1K
D112 D125	T101-108	PUSH SWITCH	PUSH S/W
R104-119 R211-221	S20510482001	TR MMBT4124 SOT-23	mmBT4124
R223-225 R240-242	J101	SVR101-116	SVR 10KB
R101 R103	3238010324	VR RS20111D6 10KB ALP	VR 10KB
R135-158 R165-210	R230 R243	VR RK09K11330CC9 10KB ALP	CON FFC/PCB 26P ZIP ANGLE
R101-116	4628980110	CON FFC/PCB 26P ZIP ANGLE	CON 26P
R103-104 D110-112	J101	FLAT CABLE 1.0 140MM 26P	ASSY'
FRONT B'D:GEQ-1231D (400382500)			
IC110	S21225165401	IC 74LCX 138M (SOP16) FSC	74LCX138
C108-112 C117-156	S35101045039	CAP X7R 100N 10% 63V 2012	100n
C158-161 C163	S35102204321	CAP CL 22PF 50V J 1608	22p
C100-101	S3900699944	EMI NFM60(SMD)	NFM60R
F101	S44410510626	CON FFC/FPC 26P ZIP ANGLE	WAVER 26P
J101	S34121000632	CAP RC 10UF 25V	10u
C157 C162	S21225160201	IC 74HC4051 SOIC	74HC4051
IC105-109	S21224147701	IC 74LV164 SOT108-1	74LVC164
IC101-103	S22400502001	DIODE BAW56 SOT-23	BAW56
D117-118	D1-3 D100-102	LED BL-S4548-TBS22A 1.8MM	LED1.8MM
D103-104 D110-112	2300032100	LED LTL-1CHG LITEON	LED3MM-GREEN
D109 D105-107	2300030000	LED LTL-1CHEE LITEON	LED3MM-RED
D115-116	D113-114	LED LTL-1CHY LITEON	LED3MM-YELLOW
R101-116	R118 R155	RES TF 100 1/16W 1608	100
R100 R123-154	S30101017121	RES TF 150 1/16W 1608	150
R157-160	T101-103	RES TF 1K 1/16W 1608	
T101-103	4628980110	PUSH SWITCH	PUSH S/W
Q101	S20510482001	TR MMBT4124 SOT-23	mmBT4124
SVR101-132	3238010324	VR RS20111D6 10KB	SVR 10KB
SVR133-135	3208010324	VR RK09K11330CC9 10KB	VR 10KB
J101	S44410510626	CON FFC/PCB 26P ZIP ANGLE	CON 26P
	4355735900	FLAT CABLE 1.0 80MM 26P	ASSY'
DIP S/W B'D (4003481200)			
DS701	4698099610	SW DIP 4 WAY JEC	DIP SW
	4355738616	CON ASSY' 5P 360MM	ASSY'
POWER/IN-OUT B'D (4003482600)			
IC401	2168640988	IC 7815 SAMSUNG	7815
AC101	4308991810	AC CORD DOM 12A INLET	AC INPUT
BD401	2058100976	DIODE BRIDGE KBP202G/KBP203G	KBP02
C301-303 C307-309	3609104120-T	CAP MA 0.1UF 100V J	0.1u
C412-413 C416-417	3689104219	CAP X7R 100N 10% 63V (LS5.08)	100n
C423 C425 C429			
SHT B'D (4003482700)			
IC605	S21281169601	IC AD7819 8BIT SAMPLING ADC	AD7819
2IC620-621	S22300502001	DIODE BAT54S SOT-23	BAT54S
C529-530 C535-536	S35102204321	CAP X7R 100N 10% 63V 2012	100n
C538-542 C545-549	S35101045039	CAP X7R 100N 10% 63V 2012	100n
C606-630 C650-651	S35101045039	CAP X7R 100N 10% 63V 2012	100n
C655-659 C670-677	S35101045039	CAP X7R 100N 10% 63V 2012	100n
C683-684	S35101025039	CAP NPO 1N 10% 63V 2012	1N
C654	S35101025039	CAP CE C 100PF 50V J 0805(2012)	100P NPO
C505 C507 C510 C512	S35101014331	CAP CE C 100PF 50V J 0805(2012)	100P NPO
C531-532	S35201005020	CAP NPO 10p 10% 63V SMD	10p NPO
C601-603	S35102204339	CAP CL 22PF 50V J 2012	22P
C604	S35102704321	CAP CE C 27PF 50V J 0603(1608)	27P
C525-526 C551-552	S35203314030	CAP NPO 330P 5% 50V 2012	330P
C503-504 C513-514	S35203324030	CAP NPO 3.3N 5% 50V 2012	3.3N
C524 C527 C550	S35101014331	CAP CE C 100PF 50V J 0805(2012)	100P NPO
C553 C506 C511	S35101025039	CAP CL 22PF 50V J 2012	22P
C518-521 C556-559	S35103034321	CAP CL 27PF 50V J 0603(1608)	27P
C605	S35101025039	CAP NPO 3.3N 5% 50V 2012	3.3N
CN501 CN503-506	4428595003	LW5267/LWB0640/2.5MM-03P	WAFER 3P
CN502	4428595007	LW5267/LWB0640/2.5MM-07P	WAFER 7P

TOP AND BOTTOM VIEW OF P.C BOARD

Ref No.	Part No.	Description	Value
F601-604	S39006999944	EMI NFM60(SMD)	NFM60R
J603	4428592510	WAFER BOX TPHB03-1419-10A	WAFER 10P
J602	4428592520	WAFER BOX TPHB03-1419-20A	WAFER 20P
J101	S4410510626	CON FFC/FPC 26P ZIP ANGLE	WAFFER 26P
S601	4428590807	PIN HEADER 2X7PIN	2+7 pin header
X602	3938000860	CRYSTAL 24.576MHz (ATS-49U)	24.576MHz
X601	3938000830	CRYSTAL 33MHz (ATS-49U)	33MHz
C528 C534			
C543-C544 C561			
C652-C653 C685-687	S34121000422	CAP RC 10UF 16V	10 / 16
C689			
C517 C522 C555			
C560	3409210149-T	CAP RG 100UF 25V 105C	100 / 25
C537	S34114700232	CAP SC 47UF 6.3V SAMWHA	47 / 6.3
C680-682	S34104700642	CAP SC 47UF 25V SAMWHA	47 / 25
C501-502 C508-509			
C515-516 C523	3409247041-T	CAP AF RSG 47UF 25V 5 P	47 / 25
C554			
IC607	S21229069401	IC DS2401P(TSOC)DALLAS	DS2401
IC602	S21235328101	SST28VF040A-200-4C-NH	FALSH ROM
IC604	S21210009801	IC ALG265QL-4009 ROUTER TQFP100	QL4009
IC608	S21102030402	IC NJM78L05UA-TE1 JRC	78L05
IC603	S21243862501	IC K4S64323C-TC/L70	SRAM
IC606	S21265055402	IC TPS3801(SOT-323) TIA	TPS3801
IC601	S21213009601	IC ADSP21065LKS-264 66MH ADI	adsp 21065
IC614	S21286282701	IC AKM4524 24BIT 96kHz CODEC	AKM4524
IC609 IC611-613	S21101083204	IC NJM 5532 DMP-8 JRC	5532DD
J3 J5	S30100007231	RES TF 0 1/10W 2012	0
R614 R628-630	S30100007121	RES TF 0 1/16W 1608	0
R503-504 R523-524	S30331505121	RES MF 1.5K F 1/16W 1608	1.5K 1%
R658 R680-681	S30101017231	RES TF 100 1/10W 2012	100
R501-502 R525-528			
R573-574	S30311005121	RES MF 100K 1/16W 1608	100K 1%
R548-550 R615			
R617-619 R625-627	S30101037121	RES TF 10K 1/16W 1608	10K
R652 R671-673			
R607-609			
R536 R565	S303320110120	RES MF 18.7K F 1608	18.7K 1%
R670	S30101007121	RES TF 10 1/16W 1608	10
R507-512 R515-520			
R532-533 R539-540	S30333305121	RES MF 3.3K F 1/16 1608	3.3K 1%
R561-562 R568-569			
R543-544 R557-558	S30336345120	RES MF 6.34K F 1608	6.34K 1%
R551-554 R650-651			
R654-657			
R610-613 R616	S30103907121	RES TF 39 1/16W 1608	39
R620-623 R601-606			
R513-514 R529			
R538 R563 R572	S30104707121	RES MF 47 1/16W 1608	47
R547	S30104797121	RES TF 4.7 1/16W 1608	4.7
R530-531 R534-535	S30318255120	RES MF 8.25K F 1608	8.25K 1%
R566-567 R570			
R537 R564	S30321025120	RES MF 10.2K F 1608	10.2K1%
R541 R545 R556	S30318255120	RES MF 768 F 1608	768 1%
R560			
R542 R546 R555			
R559			
R505-506 R521-522	S30332110120	RES MF 11K F 1608	11K 1%
D601	2308660126	LED TLM-2100 RED SOT-23 (SMD)	TLM2100
T601-602	4628988710	SW TACT THHV501BAA	SW TACT
	S44410013632	SOCKET IC PLCC 32 (SMD)	SOCKET
	4408194800	CON JUMP	CON JMP
	4428595005	LW5267/LWB0640/2.5MM-05P	WAFFER 5P
CN508			




GEQ-223D FRONT B'D 4003482400-A



V1 V2 ICT QPE



DIP IN




SHT B'D 4003482700




4003482600

POWER B'D


DIP IN ↘




4003481200 DIP SW B'D DIP IN ↗




WIRING DIAGRAM






BLOCK DIAGRAM








SCHEMATIC DIAGRAM





GEQ - 2231D
FRONT B' D 1/2



GEQ - 2231D
FRONT B'D 2/2



IN/OUT B' D




POWER B' D

*SERVICE INFORMATION
 1. RESISTANCE VALUES ARE INDICATED IN OHMS UNLESS OTHERWISE SPECIFIED.
 (K=KIHRS, M=MILLIOHMS)
 2. CAPACITANCE VALUES ARE SHOWN IN MICROFARADS UNLESS OTHERWISE NOTED.
 (P=MICRO-MICROFARADS)
 3. ALL VOLTAGES ARE REFERRED TO GROUND UNDER THE FOLLOWING CONDITIONS.
 DC-NO SIGNAL EXCEPT WHERE INDICATED.
 AC-RMS


4.-PRECAUTION- 


A) ALL COMPONENTS  MARKED MUST BE REPLACED ONLY WITH ORIGINAL TYPE SPECIFIED BY THE MANUFACTURER. INTER M CORPORATION AND INSTALLED AS THE ORIGINAL SPACERS AND POSITIONED AWAY FROM ADJACENT COMPONENTS WHERE APPLICABLE.
 B) ALL SOLDERING MUST BE DONE IN A PROFESSIONAL MANNER USING SOLDER WHITE RESINE CORE ONLY.
 C) ALL COVERS, SHIELD AND INSULATING SPACERS MUST BE REPLACED BEFORE RETURNING APPLIANCE TO CUSTOMER.
 D) THE 60Hz POWER CORD MUST BE REPLACED BEFORE RETURNING TO CUSTOMER. ELECTRIC PLUG CONSISTING OF 120V AC 60Hz IS TO BE APPLIED BETWEEN BOTH BALDES OF THE POWER SUPPLY CORD ATTACHMENT PLUG. THE EXPOSE CONDUCTIVE SURFACE OF THE APPLIANCE FOR A PERIOD OF NOT LESS THAN ONE SECOND BEFORE RETURNING APPLIANCE TO CUSTOMER.

AC INPUT	FS401	FS402	FS403	FS404
EUROPE 230Vac/50Hz	T125mA/250V	F1A/250V	F1A/250V	T2A/250V
UL/CSA 120Vac/60Hz	T250mA/250V	F1A/250V	F1A/250V	T2A/250V






SHT B' D 1/4






SHT B' D 3/4






EXPLODED CIEW OF CABINET & CHASSIS / MACHANICAL PARTS LIST



NO	PART NAME	PART NUMBER	Q'TY	REMARK
S9	SCREW PM2x6Y	801912 0061	1	
S8	SCREW BM 3X20B	800913 0203	2	
S7	ASS'Y SCREW PM 4X8N	809599 4710	1	
S6	SCREW #2BTC 3X8B	810923 0083	12	
S5	SCREW BM3x6NI	800913 0063	12	
S4	SCREW #3BTC3x6B	810933 0063	14	
S3	SCREW PM2x3Y	801912 0031	23	
S2	SCREW FM2x8B	802912 0083	2	
S1	SCREW FM3x8B	802913 0083	4	
NO	PART NAME	PART NUMBER	Q'TY	REMARK


28	SW PUSH	462898 0110	3	
27	SHEET INSULATION	670599 3120	1	
26	FOOT	673599 1210	4	
25	INOUT PCB	400348 2610	1	
24	DIP S/W PCB	400348 1200	1	
23	AC INPUT PCB	400348 2620	1	
22	POWER PCB	400348 2600	1	
21	SHT PCB	400348 2700	1	
20	FRONT PCB	400348 2500	1	
19	AC CORD DOME3-CORES	430899 7310	1	
18	POWER TRANS	282805 8000	1	
17	AC INLET	444899 7310	1	
16	CONTROL KNOB	854399 1910	3	
15	POWER SWITCH	464809 7810	1	
14	XLR JACK (F)	440819 4510	2	
13	SLIDE SWITCH	462599 5510	2	
12	JACK BKT	650595 9710	4	
11	PHONE JACK	443809 4210	4	
10	XLR JACK (M)	440819 4610	2	
9	LED LIMITER (2DOT)	854598 5510	3	
8	TOP COVER	612369 4820	1	
7	LED LIMITER	854599 3690	13	
6	HOLDER BRACKET	650595 3310	1	
5	KNOB SLIDE	854599 3010	31	
4	KNOB PUSH	854398 2210	3	
3	CHASSIS MAIN	612167 4710	1	
2	CHASSIS FRONT	612228 9910	1	
1	PANEL FRONT	860296 4710	1	
NO	PARTS NAME	PARTS NUMBER	Q'TY	REMARK




NO	PART NAME	PART NUMBER	Q'TY	REMARK
S10	SCREW 3BTC4X6B	810934 0063	4	
S9	SCREW PM2x6Y	801912 0061	2	
S8	SCREW BM 3X20B	800913 0203	2	
S7	ASS'Y SCREW PM 4X8N	809599 4710	1	
S6	SCREW #2BTC 3X8B	810923 0083	14	
S5	SCREW BM3x6NI	800913 0063	12	
S4	SCREW #3BTC3x6B	810933 0063	14	
S3	SCREW PM2x3Y	801912 0031	46	
S2	SCREW FM2x8B	802912 0083	2	
S1	SCREW FM3x8B	802913 0083	4	
NO	PART NAME	PART NUMBER	Q'TY	REMARK

28	SW PUSH	462898 0110	8	
27	SHEET INSULATION	670599 3110	1	
26	FOOT	056335999520	4	
25	INOUT PCB	400348 2610	1	
24	DIP S/W PCB	400348 1200	1	
23	AC INPUT PCB	400348 2620	1	
22	POWER PCB	400348 2600	1	
21	SHT PCB	400348 2700	1	
20	FRONT PCB	400348 2500	1	
19	AC CORD DOME3-CORES	430899 7310	1	
18	POWER TRANS	282805 8000	1	
17	AC INLET	444899 7310	1	
16	CONTROL KNOB	854399 1910	6	
15	POWER SWITCH	464809 7810	1	
14	XLR JACK (F)	440819 4510	2	
13	SLIDE SWITCH	462599 5510	2	
12	JACK BKT	650595 9710	4	
11	PHONE JACK	443809 4210	4	
10	XLR JACK (M)	440819 4610	2	
9	LED LIMITER (2DOT)	854598 5510	8	
8	TOP COVER	612369 4820	1	
7	LED LIMITER	854599 3690	28	
6	HOLDER BRACKET	650595 3310	2	
5	KNOB SLIDE	854599 3010	64	
4	KNOB PUSH	854398 2210	8	
3	CHASSIS MAIN	612167 4610	1	
2	CHASSIS FRONT	612228 9810	1	
1	PANEL FRONT	860296 4610	1	
NO	PARTS NAME	PARTS NUMBER	Q'TY	REMARK

ASS'Y DRAWING





NOTE