


CMP 200 FUNCTIONAL DRAWINGS	
DESCRIPTION	DRAWING NUMBER
DC Bus and Power Distribution	MD-0831
System ON	MD-0832
Room Interface	MD-0833
X-Ray Exposure - Radiographic	MD-0834
kV Control and Feedback	MD-0835
Filament Drive and mA Control	MD-0836
Low Speed Starter	MD-0837
Automatic Exposure Control (AEC)	MD-0838
Serial Communications	MD-0839
DAP	MD-0840
Aux 24VAC / 24VDC Power Dist (optional)	MD-0841


THE PART NUMBER OF THE ORIGINAL AEC BOARD IN THE GENERATOR FOR WHICH THIS MANUAL WAS PREPARED IS LISTED BELOW:

AEC BOARD PART NUMBER (AS ORIGINALLY SHIPPED)
See Drawing List for the AEC Board Part Number for this particular unit.

REFER TO PAGE 4 FOR LOGIC LEVELS, NOTES, ETC, REFERENCED BY THIS SYMBOL: ○



* E3, E4, E5, E6, E8, E10, E11 CONFIGURE THE BUCKY OUTPUTS FOR +24 VDC, 120 VAC, OR 240 VAC. REFER TO CHAPTER 8 FOR DETAILS.
** E14, E15, E16 CONFIGURE THE LOW SPEED STARTER BOOST VOLTAGE FOR 120 OR 240 VAC. REFER TO CHAPTER 2 FOR DETAILS.




THIS SHEET DEPICTS 3 PH.
400/480 V UNITS. REFER TO
PAGE 1 FOR 1 PH. UNITS,
AND PAGE 3 FOR 3 PH.
208 V UNITS

* E3, E4, E5, E6, E8, E10, E11 CONFIGURE THE BUCKY OUTPUTS FOR +24 VDC, 120 VAC, OR 240 VAC. REFER TO CHAPTER 8 FOR DETAILS.
** E14, E15, E16 CONFIGURE THE LOW SPEED STARTER BOOST VOLTAGE FOR 120 OR 240 VAC. REFER TO CHAPTER 2 FOR DETAILS.


DRAWN	G. SANWALD	DATE	11 FEB 2003	DC BUS & POWER DISTRIBUTION
CHECKED	Steve Blake		18 FEB 2003	
DES.WFG.AUTH.	ED WOOD		FEB 13/03	MD-0831 REV F
				SHEET 2 OF 4

NOTE REFERENCE	REMARKS
1	“LOW” (APPROXIMATELY 0 VDC) DISABLES THE +5 V, +/-12 V, AND +15 V REGULATORS (GENERATOR SWITCHED OFF). “HIGH” (APPROXIMATELY 24 VDC) ENABLES THESE REGULATORS (GENERATOR SWITCHED ON VIA THE CONSOLE ON/OFF SWITCHES, OR VIA THE ON/OFF SWITCHES ON THE GENERATOR CONTROL BOARD) .
2	+24 VDC IS PRESENT AT THIS POINT WHEN THE GENERATOR IS SWITCHED ON, ENERGIZING K1 ON THE GENERATOR CONTROL BOARD.
3	THE VOLTAGE WAVEFORM AT THIS TEST POINT IS DEPICTED IN FIGURE 1 BELOW.




DRAWN G. SANWALD	DATE 11 FEB 2003	DC BUS & POWER DISTRIBUTION
CHECKED Steve Blake	18 FEB 2003	
DES./MFG./AUTH. ED WOOD	FEB 13/03	MD-0831 REV F
		SHEET 4 OF 4

REFER TO PAGE 2 FOR
LOGIC LEVELS, NOTES,
ETC, REFERENCED BY
THIS SYMBOL: 




DRAWN G. SANWALD	DATE 11 FEB 2003	SYSTEM "ON"
CHECKED Steve Blake	18 FEB 2003	
DES.WFG.AUTH. ED WOOD	FEB 13/03	MD-0832 REV A
		SHEET 1 OF 2

NOTE REFERENCE	REMARKS
1	THE VOLTAGE WAVEFORM AT THIS TEST POINT IS DEPICTED IN FIGURE 1 BELOW.
2	“LOW” (APPROXIMATELY 0 VDC) ENERGIZES THE MAIN POWER CONTACTOR IN THE GENERATOR, (“HIGH”, + 12 VDC = NOT ENERGIZED). THIS CONTACTOR IS ENERGIZED AFTER THE MAIN BUS CAPACITORS ARE CHARGED, APPROXIMATELY 10 SECONDS AFTER POWER-ON.
3	“LOW” (APPROXIMATELY 0 VDC) ENERGIZES THE SOFT START CONTACTOR K2 ON THE H.V. AUXILIARY BOARD, (“HIGH”, + 12 VDC = NOT ENERGIZED). THIS CONTACTOR IS ENERGIZED FOR A MAXIMUM OF APPROXIMATELY 10 SECONDS AFTER POWER-ON IN ORDER TO CHARGE THE DC BUS CAPACITORS.



DRAWN G. SANWALD	DATE 11 FEB 2003	SYSTEM “ON”
CHECKED Steve Blake	18 FEB 2003	
DES./MFG./AUTH. ED WOOD	FEB 13/03	MD-0832 REV A
		SHEET 2 OF 2



REFER TO CHAPTER 3 OF THE SERVICE MANUAL FOR ADDITIONAL DETAILS REGARDING INTERFACING OF BUCKYS, INTERLOCKS, ETC.


REFER TO PAGE 2 FOR LOGIC LEVELS, NOTES, ETC, REFERENCED BY THIS SYMBOL: ○

DRAWN	G. SANWALD	DATE	11 FEB 2003	ROOM INTERFACE
CHECKED	Steve Blake		18 FEB/03	
DES.WFG.AUTH.	ED WOOD		FEB 13/03	MD-0833 REV C
				SHEET 1 OF 2

NOTE REFERENCE	REMARKS
1	“LOW” (APPROXIMATELY 0 VDC) = BUCKY 1 START. “HIGH” (APPROXIMATELY +12 VDC) = BUCKY 1 NOT REQUESTED TO START.
2	“LOW” (APPROXIMATELY 0 VDC) = BUCKY 1 READY. “HIGH” (APPROXIMATELY +5 VDC) = BUCKY 1 NOT READY.
3	“LOW” (APPROXIMATELY 0 VDC) = 40” S.I.D. INTERLOCK CLOSED. “HIGH” (APPROXIMATELY +5 VDC) = 40” S.I.D. INTERLOCK OPEN.
4	“LOW” (APPROXIMATELY 0 VDC) = 72” S.I.D. INTERLOCK CLOSED. “HIGH” (APPROXIMATELY +5 VDC) = 72” S.I.D. INTERLOCK OPEN.
5	“LOW” (APPROXIMATELY 0 VDC) = BUCKY 2 START. “HIGH” (APPROXIMATELY +12 VDC) = BUCKY 2 NOT REQUESTED TO START.
6	“LOW” (APPROXIMATELY 0 VDC) = BUCKY 2 READY. “HIGH” (APPROXIMATELY +5 VDC) = BUCKY 2 NOT READY.
7	“LOW” (APPROXIMATELY 0 VDC) = DOOR INTERLOCK CLOSED. “HIGH” (APPROXIMATELY +5 VDC) = DOOR INTERLOCK OPEN.
8	“LOW” (APPROXIMATELY 0 VDC) = THERMAL SWITCH CLOSED. “HIGH” (APPROXIMATELY +5 VDC) = THERMAL SWITCH OPEN.

DRAWN G. SANWALD	DATE 11 FEB 2003	ROOM INTERFACE
CHECKED Steve Blake	18 FEB/03	
DES.WFG.AUTH. ED WOOD	FEB 13/03	MD-0833 REV C
		SHEET 2 OF 2

REFER TO PAGE 2 FOR
LOGIC LEVELS, NOTES,
ETC, REFERENCED BY
THIS SYMBOL: 




DRAWN G. SANWALD	DATE 11 FEB 2003	X-RAY EXPOSURE (RADIOGRAPHIC)
CHECKED Steve Blake	13 FEB/03	
DES.MFG.AUTH. ED WOOD	FEB 13/03	MD-0834 REV A
		SHEET 1 OF 2


NOTE REFERENCE	REMARKS
1	“LOW” (APPROXIMATELY 0 VDC) = X-RAY REQUESTED. “HIGH” (APPROXIMATELY +24 VDC) = X-RAY NOT REQUESTED.
2	“LOW” (APPROXIMATELY 0 VDC) = PREP REQUESTED. “HIGH” (APPROXIMATELY +24 VDC) = PREP NOT REQUESTED.

DRAWN G. SANWALD	DATE 11 FEB 2003	X-RAY EXPOSURE (RADIOGRAPHIC)
CHECKED Steve Blake	13 FEB/03	
DES.WFG.AUTH. ED WOOD	FEB 13/03	MD-0834 REV A
		SHEET 2 OF 2


REFER TO PAGE 2 FOR
LOGIC LEVELS, NOTES,
ETC, REFERENCED BY
THIS SYMBOL: 





DRAWN	G. SANWALD	DATE	11 FEB 2003	KV CONTROL & FEEDBACK
CHECKED	Steve Blake		18 FEB/03	
DES.MFG.AUTH.	ED WOOD		FEB 13/03	MD-0835 REV A
				SHEET 1 OF 3



DRAWN G. SANWALD	DATE 11 FEB 2003	KV CONTROL & FEEDBACK
CHECKED Steve Blake	18 FEB/03	
DES.WFG.AUTH. ED WOOD	FEB 13/03	MD-0835 REV A
		SHEET 2 OF 3




NOTE REFERENCE	REMARKS
1	A NARROW PULSE WILL BE PRESENT AT THIS TEST POINT IF AN INVERTER “SHOOT THROUGH” HAS BEEN DETECTED. THE VOLTAGE WAVEFORMAT THIS TEST POINT IS DEPICTED IN FIGURE 1 BELOW. THIS PULSE MAY BE VERY DIFFICULT O DETECT, AS THE INVERTER DRIVE WILL BE SHUT DOWN WHEN A “SHOOT THROUGH” IS DETECTED, THUS REMOVING THE FAULT CONDITION.
2	AS PER # 1.
3	A NARROW PULSE WILL BE PRESENT AT THIS TEST POINT IF KV OVER VOLTAGE HAS BEEN DETECTED (130 KV FOR 125 KV UNITS, 163 KV FOR 150 KV UNITS). REFER TO FIGURE 1. THIS PULSE MAY BE VERY DIFFICULT TO DETECT, AS THE HIGH VOLTAGE WILL BE SHUT DOWN WHEN THE OVER VOLTAGE CONDITION IS DETECTED, THUS REMOVING THE FAULT CONDITION.
4	LOW (APPROXIMATELY 0 VDC) = X-RAY REQUESTED BY THE CPU, HIGH (APPROXIMATELY +5 VDC) = NO X-RAY REQUEST BY THE CPU.
5	A NARROW PULSE WILL BE PRESENT AT THIS TEST POINT IF INVERTER OVER CURRENT HAS BEEN DETECTED. THE VOLTAGE WAVEFORMAT THIS TEST POINT IS DEPICTED IN FIGURE 1 BELOW. THIS PULSE MAY BE VERY DIFFICULT O DETECT, AS THE INVERTER DRIVE WILL BE SHUT DOWN WHEN AN OVER CURRENT CONDITION S DETECTED, THUS REMOVING THE FAULT CONDITION.
6	LOW (APPROXIMATELY 0 VDC) = NO FAULT PRESENT, ALLOW AN X-RAY EXPOSURE. HIGH (APPROXIMATELY +5 VDC) = X-RAY EXPOSURE INHIBITED.
7	LOW (APPROXIMATELY 0 VDC) = X-RAY REQUESTED BY CONSOLE, HIGH (APPROXIMATELY +5 VDC) = X-RAY NOT REQUESTED.
8	LOW (APPROXIMATELY 0 VDC) = NAND GATES U17A, U17B DISABLED. HIGH (APPROXIMATELY +5 VDC) = NAND GATES ENABLED, THUS ALLOWING INVERTER GATE DRIVE.
9	LOW (0 VDC) = H.V. TANK CONNECTED, HIGH (APPROXIMATELY +5 VDC) = H.V. TANK NOT CONNECTED.
10	THE VOLTAGE AT TP2 AND TP3 SHOULD BE A 50% DUTY CYCLE SQUARE WAVE, RANGING IN FREQUENCY FROM APPROXIMATELY 80 kHz TO APPROXIMATELY 250 kHz, DEPENDING ON GENERATOR OUTPUT POWER. SEE FIGURE 2.




DRAWN G. SANWALD	DATE 11 FEB 2003	KV CONTROL & FEEDBACK
CHECKED Steve Blake	18 FEB/03	
DES.WFG.AUTH. ED WOOD	FEB 13/03	MD-0835 REV A
		SHEET 3 OF 3


REFER TO PAGE 3 FOR
LOGIC LEVELS, NOTES,
ETC, REFERENCED BY
THIS SYMBOL: 



GENERATOR CONTROL BOARD




FILAMENT SUPPLY BOARD



PART OF H.V. OIL TANK

DRAWN G. SANWALD	DATE 11 FEB 2003	FILAMENT DRIVE & MA CONTROL
CHECKED Steve Blake	18 FEB/03	
DES.WFG.AUTH. ED WOOD	FEB 13/03	MD-0836 REV B
		SHEET 1 OF 3



DRAWN G. SANWALD	DATE 11 FEB 2003	FILAMENT DRIVE & MA CONTROL
CHECKED Steve Blake	18 FEB/03	
DES.MFG.AUTH. ED WOOD	FEB 13/03	MD-0836 REV B
		SHEET 2 OF 3

NOTE REFERENCE	REMARKS
1	1 VOLT AT THIS TEST POINT = 1 AMP OF FILAMENT DEMAND.
2	“LOW” (APPROXIMATELY 0 VDC) ENERGIZES K1 ON THE FILAMENT SUPPLY BOARD (SMALL FILAMENT), “HIGH” (APPROXIMATELY +12 VDC) DE-ENERGIZES K1 (LARGE FILAMENT).
3	0.6 VOLT AT THIS TEST POINT = 1 AMP OF ACTUAL FILAMENT CURRENT.
4	1 VOLT AT THIS TEST POINT = 1 AMP OF ACTUAL FILAMENT CURRENT.
5	PWM OUTPUT. THE WAVEFORM WILL BE AS PER FIGURE 1 FOR LOW AND HIGH FILAMENT CURRENT DEMAND.
6, 7	A NARROW PULSE WILL BE PRESENT AT THESE TEST POINTS DURING SEVERE ANODE OR CATHODE OVER CURRENTS (I.E. TUBE OR TANK ARCS). REFER TO FIGURE 2. THESE PULSES MAY BE VERY DIFFICULT TO OBSERVE, AS THE HIGH VOLTAGE WILL SHUT DOWN WHEN A FAULT IS DETECTED, THUS REMOVING THE OVER CURRENT SITUATION.

FIGURE 1






FIGURE 2





DRAWN G. SANWALD	DATE 11 FEB 2003	FILAMENT DRIVE & MA CONTROL
CHECKED Steve Blake	18 FEB/03	
DES./MFG./AUTH. ED WOOD	FEB 13/03	MD-0836 REV B
		SHEET 3 OF 3



REFER TO PAGE 2 FOR
LOGIC LEVELS, NOTES,
ETC, REFERENCED BY
THIS SYMBOL: 


DRAWN G. SANWALD	DATE 11 FEB 2003	LOW SPEED STARTER
CHECKED Steve Blake	18 FEB/03	
DES.WFG.AUTH. ED WOOD	FEB 13/03	MD-0837 REV B
		SHEET 1 OF 2

NOTE REFERENCE	REMARKS
1	MAIN STATOR CURRENT SENSE. IF MAIN CURRENT IS LOW, THIS WILL BE APPROXIMATELY +5 VDC. PULSES AT 120 HZ WILL BE PRESENT AS SHOWN IN FIGURE 1 AT NORMAL STATOR CURRENT.
2	PHASE-SHIFT STATOR CURRENT SENSE. IF SHIFT CURRENT IS LOW, THIS WILL BE APPROXIMATELY +5 VDC. PULSES AT 120 HZ WILL BE PRESENT AS SHOWN IN FIGURE 1 AT NORMAL STATOR CURRENT.
3	“LOW” (APPROXIMATELY 0 VDC) FOR APPROXIMATELY 1.8 SEC DURING PREP, THEN PULSED LOW FOR 500 MSEC EVERY 5 SECONDS DURING PREP. REFER TO FIGURE 2.
4	“LOW” (APPROXIMATELY 0 VDC) ENERGIZES K4 ON THE H.V. AUXILIARY BOARD, (“HIGH”, + 12 VDC = NOT ENERGIZED). THIS RELAY IS ENERGIZED AFTER THE MAIN BUS CAPACITORS ARE CHARGED, APPROXIMATELY 10 SECONDS AFTER POWER-ON.




DRAWN G. SANWALD	DATE 11 FEB 2003	LOW SPEED STARTER
CHECKED Steve Blake	18 FEB/03	
DES./MFG./AUTH. ED WOOD	FEB 13/03	MD-0837 REV B
		SHEET 2 OF 2

REFER TO PAGE 7 FOR
LOGIC LEVELS, NOTES,
ETC, REFERENCED BY
THIS SYMBOL: 




DRAWN G. SANWALD	DATE 13 FEB 2003	AEC
CHECKED Steve Blake	18 FEB/03	
DES.WFG.AUTH. ED WOOD	FEB 13/03	MD-0838 REV C
		SHEET 1 OF 7




THIS SHEET APPLIES TO AEC BOARD ASSEMBLY 733347

REFER TO CHAPTER 3D FOR INSTALLATION AND CALIBRATION DETAILS.

DRAWN G. SANWALD	DATE 13 FEB 2003	AEC
CHECKED Steve Blake	18 FEB/03	
DES.MFG.AUTH. ED WOOD	FEB 13/03	MD-0838 REV C
		SHEET 2 OF 7



DRAWN	G. SANWALD	DATE	13 FEB 2003	AEC
CHECKED	Steve Blake		18 FEB/03	
DES.WFG.AUTH.	ED WOOD		FEB 13/03	MD-0838 REV C
				SHEET 3 OF 7



THIS SHEET APPLIES TO AEC BOARD ASSEMBLY 737992. THIS PAGE SHOWS THE INPUT CIRCUITS; THE SIGNAL PROCESSING CIRCUITS ARE CONTINUED ON THE NEXT PAGE.




DESIGNATES AN ANALOG SWITCH. THESE ARE I.C. "SWITCHES" THAT ARE SWITCHED ON / OFF BY APPLYING THE APPROPRIATE LOGIC LEVEL (0V = OFF, 5V = ON).


REFER TO CHAPTER 3D FOR INSTALLATION AND CALIBRATION DETAILS.

DRAWN G. SANWALD	DATE 13 FEB 2003	AEC
CHECKED Steve Blake	18 FEB/03	
DES.MFG.AUTH. ED WOOD	FEB 13/03	MD-0838 REV C
		SHEET 4 OF 7

NOTE REFERENCE	REMARKS
1	GENERATES A PULSE PER FIGURE 1 WHEN THE AEC RAMP IS APPROXIMATELY 5 % OF THE AEC REFERENCE IF THE AEC RAMP IS ON THE CORRECT TRAJECTORY.
2	AEC REFERENCE VOLTAGE, 0 TO +10 VDC, DEPENDING ON AEC TECHNIQUE. THE LENGTH OF THE AEC EXPOSURE IS PROPORTIONAL TO THE AEC REFERENCE VOLTAGE.
3	AEC STOP (PT STOP) SIGNAL. THIS IS NORMALLY HIGH (APPROXIMATELY +5 VDC), SWITCHING LOW WHEN THE AEC RAMP = THE AEC REFERENCE VOLTAGE. REFER TO FIGURE 1.
4	AEC RAMP. THIS IS A SIGNAL RAMPING FROM 0 TOWARD +10 VDC, THE ACTUAL MAGNITUDE WILL DEPEND ON THE AEC TECHNIQUE. REFER TO FIGURE 2.
5	AS PER # 4.
6	PWM OUTPUT. THIS WILL BE VARIABLE WIDTH PULSES (PULSE WIDTH INCREASING AT INCREASING LOAD), UP TO A MAXIMUM OF 50% DUTY CYCLE. REFER TO FIGURE 4.
7	AEC RAMP OR DC VOLTAGE. THIS IS A RAMP OR DC VOLTAGE, DEPENDING ON AEC CHAMBER TYPE (INTEGRATING OR NON-INTEGRATING). REFER TO FIGURE 3.
8	AS PER # 7, EXCEPT THAT THE RAMP OR DC VOLTAGE WILL BE POSITIVE GOING AND NOT OF THE SAME MAGNITUDE.
9	THE VOLTAGE AT THIS TEST POINT IS THE OUTPUT OF THE AEC CHAMBER. REFER TO THE AEC CHAMBER MANUFACTURERS DOCUMENTATION FOR DETAILS.
10	THIS IS THE START SIGNAL. “HIGH” (5 VDC) = START = ANALOG SWITCHES CLOSED, “LOW” (0 VDC) = START = ANALOG SWITCHES OPEN.
11	THIS WILL BE A NEGATIVE DC VOLTAGE. THE MAGNITUDE OF THE DC VOLTAGE IS DEPENDENT ON THE AEC TECHNIQUE IN USE.
12	AS PER # 7, EXCEPT THAT THE POLARITY WILL BE POSITIVE.
13	THE POLARITY AND MAGNITUDE OF THE RAMP AT THIS POINT SHOULD BE APPROXIMATELY THE SAME AS THE PT RAMP OUTPUT. NOTE REFERENCE 4.




DRAWN G. SANWALD	DATE 13 FEB 2003	AEC
CHECKED Steve Blake	18 FEB/03	
DES./MFG./AUTH. ED WOOD	FEB 13/03	MD-0838 REV C
		SHEET 7 OF 7




- ① A PULSE TRAIN WILL BE OBSERVED AT TP10, TP11 DURING CONSOLE - GENERATOR COMMUNICATION. THE TXD AND RXD LEDs ON THE CONSOLE BOARD AND GENERATOR CONTROL BOARD WILL FLASH TO INDICATE THE PRESENCE OF THESE PULSES.
- ② THIS LED SHOULD FLASH AT A CONSTANT 1 HZ RATE, INDICATING THAT THE CPU IS FUNCTIONAL.

DRAWN G. SANWALD	DATE 11 FEB 2003	SERIAL COMMUNICATIONS
CHECKED Steve Blake	18 FEB/03	
DES.WFG.AUTH. ED WOOD	FEB 13/03	MD-0839 REV A
		SHEET 1 OF 1



DRAWN G. SANWALD	DATE 11 FEB 2003	DAP
CHECKED Steve Blake	18 FEB/03	
DES.MFG.AUTH. ED WOOD	FEB 13/03	MD-0840 REV A
		SHEET 1 OF 1



DRAWN G. SANWALD	DATE 15 JULY 2003	AUX 24VAC / 24VDC POWER DIST (OPTIONAL) MD-0841 REV A
CHECKED JAC	15 JULY 2003	
DES.WFG.AUTH. J. CUNNINGHAM	15 JULY 2003	
		SHEET 1 OF 1