ATCA-9305

User's Manual P/N: 10009109-07 May 2014



© Copyright 2014 Artesyn Embedded Technologies, Inc.
All rights reserved.

Trademarks

Artesyn Embedded Technologies, Artesyn and the Artesyn Embedded Technologies logo are trademarks and service marks of Artesyn Embedded Technologies, Inc. [©] 2014 Artesyn Embedded Technologies, Inc. All other product or service names are the property of their respective owners.

Intel[®] is a trademark or registered trademark of Intel Corporation or its subsidiaries in the United States and other countries.

Java [™] and all other Java-based marks are trademarks or registered trademarks of Oracle America, Inc. in the U.S. and other countries.

Microsoft $^{\otimes}$, Windows $^{\otimes}$ and Windows Me $^{\otimes}$ are registered trademarks of Microsoft Corporation; and Windows XP $^{\text{m}}$ is a trademark of Microsoft Corporation.

 $PICMG^{\$}$, $CompactPCI^{\$}$, $AdvancedTCA^{TM}$ and the PICMG, CompactPCI and AdvancedTCA logos are registered trademarks of the PCI Industrial Computer Manufacturers Group.

UNIX[®] is a registered trademark of The Open Group in the United States and other countries.

Notice

While reasonable efforts have been made to assure the accuracy of this document, Artesyn assumes no liability resulting from any omissions in this document, or from the use of the information obtained therein. Artesyn reserves the right to revise this document and to make changes from time to time in the content hereof without obligation of Artesyn to notify any person of such revision or changes.

Electronic versions of this material may be read online, downloaded for personal use, or referenced in another document as a URL to an Artesyn website. The text itself may not be published commercially in print or electronic form, edited, translated, or otherwise altered without the permission of Artesyn.

It is possible that this publication may contain reference to or information about Artesyn products (machines and programs), programming, or services that are not available in your country. Such references or information must not be construed to mean that Artesyn intends to announce such Artesyn products, programming, or services in your country.

Limited and Restricted Rights Legend

If the documentation contained herein is supplied, directly or indirectly, to the U.S. Government, the following notice shall apply unless otherwise agreed to in writing by Artesyn.

Use, duplication, or disclosure by the Government is subject to restrictions as set forth in subparagraph (b)(3) of the Rights in Technical Data clause at DFARS 252.227-7013 (Nov. 1995) and of the Rights in Noncommercial Computer Software and Documentation clause at DFARS 252.227-7014 (Jun. 1995).

Contact Address

Artesyn Embedded Technologies Marketing Communications 2900 S. Diablo Way, Suite 190 Tempe, Arizona 85282 Artesyn Embedded Technologies Lilienthalstr. 17-19 85579 Neubiberg/Munich Germany

Regulatory Agency Warnings & Notices

The Artesyn ATCA-9305 meets the requirements set forth by the Federal Communications Commission (FCC) in Title 47 of the Code of Federal Regulations. The following information is provided as required by this agency.

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions: (1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

FCC Rules and Regulations – Part 15

This equipment has been tested and found to comply with the limits for a Class AClass B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environmentin a residential installation. This equipment generates, uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. Operation of this equipment in a residential area is likely to cause harmful interference, in which case the user will be required to correct the interference at his own expense.

Making changes or modifications to the ATCA-9305 hardware without the explicit consent of Artesyn Embedded Technologies could invalidate the user's authority to operate this equipment.

EMC Compliance

The electromagnetic compatibility (EMC) tests used an ATCA-9305 model that includes a front panel assembly from Artesyn Embedded Technologies.

GR-1089-CORE STANDARD

The intra-building port(s) of the equipment or subassembly is suitable for connection to intrabuilding or unexposed wiring or cabling only. The intra-building port(s) of the equipment or subassembly MUST NOT be metallically connected to interfaces that connect to the OSP or its wiring. These interfaces are designed for use as intra-building interfaces only (Type 2 or Type 4 ports as described in GR-1089-CORE, Issue 4) and require isolation from the exposed OSP cabling. The addition of Primary Protectors is not sufficient protection in order to connect these interfaces metallically to OSP wiring.

Ke	gulato	ory Agency Warnings & Notices	3
Saf	ety N	otes	21
Sic	herhe	eitshinweise	25
Ab	out th	nis Manual	31
1	Ovei	rview	37
	1.1 1.2 1.3	Components and Features Functional Overview Additional Information 1.3.1 Product Certification 1.3.2 RoHS Compliance 1.3.3 Terminology and Notation	40 41 41
2	Setu	ıp	47
	2.12.22.32.4	Electrostatic Discharge ATCA-9305 Circuit Board 2.2.1 Connectors 2.2.2 Configuration Header ATCA-9305 Setup 2.3.1 Power Requirements 2.3.2 Environmental Considerations 2.3.3 Hot Swap Troubleshooting 2.4.1 Technical Support 2.4.2 Product Repair.	
3	Cavi	um Processor Complex	69
	3.1	Cavium CN5860 Processor	70

		3.2.1	CN5860 Boot Over PCI	72
		3.2.2	Cavium Reset	73
	3.3	Caviur	m Ethernet	75
	3.4	Caviur	ກ Monitor	76
		3.4.1	Start-up Display	76
		3.4.2	Power-up/Reset Sequence	77
		3.4.3	Diagnostic Tests During Power-up and Reset	79
			3.4.3.1 POST Diagnostic Results	79
		3.4.4	Cavium Environment Variables	79
	3.5	Memo	ory	81
		3.5.1	DDR2 SDRAM	81
		3.5.2	RLDRAM	82
		3.5.3	I2C EEPROM	82
		3.5.4	Flash, 512 KB x 8	82
		3.5.5	Flash, 4 MB x 16	82
	3.6	Stratix	GX Interconnect	83
		3.6.1	PLD Registers	83
			3.6.1.1 Data Registers	83
			3.6.1.2 Address Registers	85
			3.6.1.3 Control Register	
			3.6.1.4 Version Register	
			3.6.1.5 Scratch Register	
	3.7	Heade	ers and Connectors	
		3.7.1	COP/JTAG Headers	
		3.7.2	Console Serial Ports	90
4	Man	ageme	nt Complex	91
	4.1	MPC8	548 Processor	91
		4.1.1	MPC8548 Memory Map	
		4.1.2	Chip Selects	
	4.2		ory	
		4.2.1	SDRAM	
		4.2.2	Flash	
			4.2.2.1 512 KB	
			4.2.2.2 4M	

		4.2.2.3 1 GB(optional)	100
		4.2.2.4 64 MB	100
	4.3	PCI	100
		4.3.1 PCI Express	101
	4.4	I2C INTERFACE	101
	4.5	Management Processor Header and Serial Port	103
		4.5.1 JTAG/COP Interface (optional)	103
		4.5.2 Serial Debug Port	104
5	Man	agement Processor CPLD	105
	5.1	MPC8548 PLD Register Summary	105
		5.1.1 Product ID	106
		5.1.2 Hardware Version	107
		5.1.3 PLD Version	108
		5.1.4 PLL Reset Configuration	108
		5.1.5 Hardware Configuration 0	109
		5.1.6 Jumper Settings	109
		5.1.7 LED	110
		5.1.8 Reset Event	111
		5.1.9 Reset Command 1	
		5.1.10 Reset Command 2	
		5.1.11 Reset Command 3	
		5.1.12 Reset Command 4	114
		5.1.13 Reset Command 5	114
		5.1.14 Reset Command Sticky #1	
		5.1.15 Reset Command Sticky #2	116
		5.1.16 Boot Device Redirection	116
		5.1.17 Miscellaneous Control	
		5.1.18 Low Frequency Timer 1 and 2	118
		5.1.19 RTM GPIO State	
		5.1.20 RTM GPIO Control	
		5.1.21 RTM Status	
		5.1.22 Cavium 1 C_MUL Clock Divisor Control	
		5.1.23 Cavium 2 C_MUL Clock Divisor Control	
		5.1.24 JTAG	122

		5.1.25 Cavium GPIO Control	
		5.1.26 Cavium GPIO Data Out	
		5.1.28 IPMP/IPMC GPIO Control	
		5.1.29 LPC Bus Control	
		5.1.30 LPC Data	
		5.1.31 Serial IRQ Interrupt 1	
		5.1.32 Serial IRQ Interrupt 2	
6	Ethe	ernet Interface	129
	6.1	Broadcom BCM56802 Switch	129
	6.2	Ethernet Switching	
		6.2.1 Ethernet Transceivers	
		6.2.2 Ethernet Switch Ports	132
		6.2.3 VLAN Setup	133
	6.3	MPC8548 Management Processor Ethernet Address	133
		6.3.1 Front Panel Ethernet Ports	134
7	Syst	em Management	137
	7.1	Overview	137
	7.2	IPMC Overview	
	7.3	IPMI Messaging	139
		7.3.1 IPMI Completion Codes	140
	7.4	IPMB Protocol	142
	7.5	SIPL Protocol	
	7.6	Message Bridging	145
	7.7	Standard Commands	147
	7.8	OEM Boot Options	
	7.9	IPMC Watchdog Timer Commands	151
		7.9.1 Watchdog Timer Actions	
		7.9.2 Watchdog Timer Use Field and Expiration Flags	
		7.9.2.1 Using the Timer Use Field and Expiration Flags	
		7.9.3 Watchdog Timer Event Logging	
		7.9.3.1 Monitor Support for Watchdog Timer	153

	7.9.4	Reset Watchdog Timer Command	154
		Set Watchdog Timer Command	
	7.9.6	Get Watchdog Timer Command	157
7.10		Ds	
	7.10.1	Get FRU LED Properties Command	160
	7.10.2	Get LED Color Capabilities Command	161
	7.10.3	Set FRU LED State Command	163
	7.10.4	Get FRU LED State Command	164
7.11	Vendo	r Commands	167
	7.11.1	Get Status	168
		Get Serial Interface Properties	
		Set Serial Interface Properties.	
		Get Debug Level	
		Set Debug Level.	
		Get Hardware Address	
		Set Hardware Address	
		Get Handle Switch	
		Set Handle Switch	
		OGet Payload Communication Time-Out1	
		1Set Payload Communication Time-Out	
		2Enable Payload Control	
		3Disable Payload Control	
		4Reset IPMC	
		5Hang IPMC	
		6Bused Resource	
		7Bused Resource Status	
		8Graceful Reset	
		9Diagnostic Interrupt Results	
		OGet Payload Shutdown Time-Out	
		1Set Payload Shutdown Time-Out	
		2Set Local FRU LED State	
		3Get Local FRU LED State	
		4Update Discrete Sensor	
		5Update Threshold Sensor	
		HRONOUS EVENT NOTIFICATION	
7.13	BOOT	BANK SUPERVISION SENSOR	193

	7.14	BOOT FIRMWARE BOOT OPTIONS	193
		BOOT DEVICE REDIRECTION (BDR)	
	7.16	MESSAGE LISTENERS	
		7.16.1 Add Message Listener	
		7.16.2 Remove Message Listener	
		7.16.3 Get Message Listener List	
		System Firmware Progress Sensor	
		Entities and Entity Associations	
		Sensors and Sensor Data Records	
		FRU Inventory	
	7.21	E-Keying	
		7.21.1 Base Point-to-Point Connectivity	
	7.22	HPM.1 Firmware Upgrade	
		7.22.1 HPM.1 Reliable Field Upgrade Procedure	
	7.23	IPMC Headers	211
8	Back	Panel Connectors	213
	8.1	Overview	213
	8.2	ZONE 1	
	8.3	Zone 2	215
	8.4	Zone 3	216
9	Man	agement Processor Monitor	210
,			
	9.1	Overview	
	9.2	Command-Line Features	
	9.3	Basic Operation	
		9.3.1 Power-up/Reset Sequence	
		9.3.2 POST Diagnostic Results	
		9.3.3 Monitor SDRAM Usage	
	9.4	Monitor Recovery and Updates	
		9.4.1 Resetting Environment Variables	
		9.4.2 Updating the Monitor via TFTP	
	9.5	Monitor Command Reference	
		9.5.1 Command Syntax	228

9.5.2	Command Help	. 228
9.5.3	Typographic Conventions	. 229
Boot C	ommands	. 229
9.6.1	bootd	. 229
9.6.2	bootelf	. 229
9.6.3	bootm	. 229
9.6.4	bootp	. 230
9.6.5	bootv	. 230
9.6.6	bootvx	. 231
9.6.7	dhcp	. 231
9.6.8	'	
9.6.9	•	
File Lo		
9.7.1		
9.7.2	loads	. 234
	•	
9.8.1	•	
9.8.2	•	
9.8.3		
_		
_		
9.8.6		
9.8.7		
Flash C		
9.9.1	·	
9.9.2		
9.9.3		
9.9.4	·	
	•	
	•	
	·	
9.10.7	inm	. 243
	9.5.3 Boot C 9.6.1 9.6.2 9.6.3 9.6.4 9.6.5 9.6.6 9.6.7 9.6.8 9.6.9 File Lo. 9.7.1 9.7.2 Memo 9.8.1 9.8.2 9.8.3 9.8.4 9.8.5 9.8.6 9.8.7 Flash C 9.9.1 9.9.2 9.9.3 9.9.4 EEPRO 9.10.1 9.10.2 9.10.3 9.10.4 9.10.5 9.10.6	9.5.3 Typographic Conventions Boot Commands 9.6.1 bootd. 9.6.2 bootelf. 9.6.3 bootm 9.6.4 bootp. 9.6.5 bootv. 9.6.6 bootvx 9.6.7 dhcp. 9.6.8 rarpboot 9.6.9 tftpboot File Load Commands 9.7.1 loadb 9.7.2 loads Memory Commands 9.8.1 cmp 9.8.2 cp. 9.8.3 find. 9.8.4 md 9.8.5 mm 9.8.6 nm 9.8.7 mw. Flash Commands 9.9.1 cp. 9.9.2 erase 9.9.3 flinfo

9.10.8 iprobe	. 243
IPMC Commands	. 243
9.11.1 bootdev	. 243
9.11.2 bparams_get	. 244
9.11.3 bparams_set	. 244
9.11.4 fru	. 245
9.11.5 fruinit	. 246
9.11.6 fruled	. 246
9.11.7 ipmchpmfw	. 247
9.11.8 sensor	. 247
Environment Parameter Commands	. 247
9.12.1 printenv	. 248
9.12.2 saveenv	. 248
9.12.3 setenv	. 248
Test Commands	. 249
9.13.1 diags	. 249
9.13.2 mtest	. 249
9.13.3 um	. 249
·	
=	
•	
·	
·	
'	
9.14.17phy	. 255
	9.10.8 iprobe IPMC Commands 9.11.1 bootdev 9.11.2 bparams_get 9.11.3 bparams_set 9.11.4 fru. 9.11.5 fruinit. 9.11.6 fruled 9.11.7 ipmchpmfw 9.11.8 sensor Environment Parameter Commands 9.12.1 printenv 9.12.2 saveenv 9.12.3 setenv Test Commands 9.13.1 diags 9.13.2 mtest 9.13.3 um Other Commands 9.14.1 autoscr 9.14.2 base 9.14.3 bdinfo 9.14.4 coninfo 9.14.5 crc32 9.14.6 date 9.14.7 echo 9.14.8 enumpci 9.14.1 go 9.14.1 liminfo

		9.14.18ping	255
		9.14.19reset	
		9.14.20run	
		9.14.21script	
		9.14.22showmac	
		9.14.23showpci	257
		9.14.24sleep	
		9.14.25switch_reg	
		9.14.26version	258
		9.14.27vlan	258
	9.15	MPC8548 Environment Variables	260
		Troubleshooting	
		Download Formats	
		9.17.1 Binary	264
		9.17.2 Motorola S-Record	
Α	Rela	ted Documentation	265
	A.1	Artesyn Embedded Technologies - Embedded Computing Documentation	265
	A.2	Technical References	265

List of Tables

Table 1-1	Standard Compliance	41
Table 2-1	Circuit Board Dimensions	48
Table 2-2	Typical Power Requirements	62
Table 2-3	Environmental Requirements	63
Table 3-1	CN5860 Features	
Table 3-2	Cavium Address Summary	70
Table 3-3	Memory Map	71
Table 3-4	Ethernet Port Address	75
Table 3-5	POST Diagnostic Results–Bit Assignments	79
Table 3-6	Standard Cavium Environment Variables	79
Table 3-7	Cavium NVRAM Memory Map	82
Table 3-8	Data 31:24 (0x0)	83
Table 3-9	Data 23:16 (0x1)	84
Table 3-10	Data 15:8 (0x2)	84
Table 3-11	Data 7:0 (0x3)	84
Table 3-12	Address 9:8 (0x4)	85
Table 3-13	Address 7:0 (0x5)	85
Table 3-14	Control (0x6)	86
Table 3-15	Version (0x7)	87
Table 3-16	Scratch (0x8-0x3F)	87
Table 3-17	CN5860 Processor COP/JTAG Headers	89
Table 3-18	CN5860 Processor Debug Headers	90
Table 4-1	MPC8548 Features	93
Table 4-2	MPC8548 Address Summary	95
Table 4-3	Device Chip Selects	97
Table 4-4	PCI Device Interrupts and ID Assignments	101
Table 4-5	I2C Device Addresses	101
Table 4-6	MPC8548 NVRAM Memory Map	102
Table 4-7	Serial Debug Connector, P2	103
Table 4-8	Serial Debug Connector, P7	104
Table 5-1	PLD Register Summary	105
Table 5-2	Product ID (0x00)	106
Table 5-3	Hardware Version (0x04)	107
Table 5-4	PLD Version (0x08)	108
Table 5-5	PLL Reset Configuration (0x0C)	108
Table 5-6	Hardware Configuration 0 (0x10)	109

List of Tables

Table 5-7	Jumper Settings (0x18)	109
Table 5-8	LED (0x1C)	110
Table 5-9	Reset Event (0x20)	111
Table 5-10	Reset Command 1 (0x24)	112
Table 5-11	Reset Command 2 (0x28)	112
Table 5-12	Reset Command 3 (0x2C)	113
Table 5-13	Reset Command 4 (0x30)	114
Table 5-14	Reset Command 5 (0x34)	114
Table 5-15	Reset Command Sticky #1 (0x38)	115
Table 5-16	Reset Command Sticky #2 (0x3C)	116
Table 5-17	Boot Device Redirection (0x50)	116
Table 5-18	Miscellaneous Control (0x54)	117
Table 5-19	Low Frequency Timer Settings	118
Table 5-20	RTM GPIO State (0x60)	119
Table 5-21	RTM GPIO Control (0x64)	119
Table 5-22	RTM Control (0x68)	120
Table 5-23	Cavium 1 C_MULL Clock Divisor Control (0x70)	121
Table 5-24	Cavium 2 C_MULL Clock Divisor Control (0x74)	121
Table 5-25	JTAG (0x78)	122
Table 5-26	Cavium GPIO Control (0x80)	123
Table 5-27	Cavium GPIO Data Out (0x84)	123
Table 5-28	Cavium GPIO Data In (0x88)	124
Table 5-29	IPMP/IPMC GPIO Control (0x8C)	125
Table 5-30	LPC Bus (0xD0)	125
Table 5-31	LPC Data (0xD4)	126
Table 5-32	Serial IRQ Interrupts 1 (0xD8)	126
Table 5-33	Serial IRQ Interrupts 2 (0xDC)	127
Table 6-1	Ethernet Switch Ports	132
Table 6-2	VLAN Configuration	133
Table 6-3	Ethernet Port Address	134
Table 6-4	Front Panel Ethernet Ports	134
Table 7-1	Network Function Codes	139
Table 7-2	Completion Codes	140
Table 7-3	Format for IPMI Request Message	142
Table 7-4	Format for IPMI Response Message	143
Table 7-5	IPMC IPMI Commands	147

Table 7-6	Artesyn Boot Option Parameters	150
Table 7-7	IPMC Watchdog Timer Commands	151
Table 7-8	Reset Watchdog Timer Command	154
Table 7-9	Set Watchdog Timer Command	155
Table 7-10	Get Watchdog Timer Command	157
Table 7-11	FRU LEDs	159
Table 7-12	Get FRU LED Properties Command	160
Table 7-13	Get LED Color Capabilities Command	161
Table 7-14	Set FRU LED State Command	163
Table 7-15	Get FRU LED State Command	164
Table 7-16	Vendor Command Summary	167
Table 7-17	Get Status Command	168
Table 7-18	Get Serial Interface Properties Command	172
Table 7-19	Set Serial Interface Properties Command	173
Table 7-20	Get Debug Level Command	174
Table 7-21	Set Debug Level Command	
Table 7-22	Get Hardware Address Command	
Table 7-23	Set Hardware Address Command	
Table 7-24	Get Handle Switch Command	177
Table 7-25	Set Handle Switch Command	
Table 7-26	Get Payload Communication Time-Out Command	178
Table 7-27	Set Payload Communication Time-Out Command	179
Table 7-28	Enable Payload Control Command	179
Table 7-29	Disable Payload Control Command	180
Table 7-30	Reset IPMC Command	
Table 7-31	Hang IPMC Command	
Table 7-32	Bused Resource Command	
Table 7-33	Bused Resource Status Command	
Table 7-34	Graceful Reset Command	
Table 7-35	Diagnostic Interrupt Command	186
Table 7-36	Get Payload Shutdown Time-Out Command	
Table 7-37	Set Payload Shutdown Time-Out Command	
Table 7-38	Set Local FRU LED State Command	
Table 7-39	Get Local FRU LED State Command	189
Table 7-40	Update Discrete Sensor Command	191
Table 7-41	Update Threshold Sensor Command	192

List of Tables

Table 7-42	Boot Options Format	194
Table 7-43	Add Message Listener Command	198
Table 7-44	Remove Message Listener Command	199
Table 7-45	Get Message Listener List Command	200
Table 7-46	Update System Firmware Progress Sensor Command	201
Table 7-47	IPMI Threshold Sensors	204
Table 7-48	IPMI Discrete Sensors	204
Table 7-49	Event Message Format	206
Table 7-50	FRU Definition	207
Table 7-51	Link Description	209
Table 7-52	IPMP CPLD JP1 Pin Assignments	211
Table 7-53	IPMP EIA-232 P4 Pin Assignments	211
Table 8-1	Zone 1 Connector, P10 Pin Assignments	213
Table 8-2	Zone 2 Connector, J23 Pin Assignments	215
Table 8-3	Zone 3 Connector, J30 Pin Assignments	216
Table 8-4	Zone 3 Connector, J31 Pin Assignments	217
Table 8-5	Zone 3 Connector, J33 Pin Assignments	218
Table 9-1	Debug LED Codes	222
Table 9-2	POST Diagnostic Results–Bit Assignments	224
Table 9-3	Monitor Address per Flash Device	226
Table 9-4	Static IP Ethernet Configuration	230
Table 9-5	DHCP Ethernet Configuration	231
Table 9-6	Standard Environment Variables	260
Table 9-7	Optional Environment Variables	262
Table A-1	Artesyn Embedded Technologies - Embedded Computing Publications	265
Table A-2	Technical References	265

List of Figures

General System Block Diagram	40
Declaration of Conformity	43
ATCA-9305 Front Panel (PCB Rev. 1.x)	49
ATCA-9305 Front Panel (PCB Rev. 2.x)	50
Component Map, Top (PCB Rev. 1.x)	52
Component Map, Top (PCB Rev. 2.x)	53
Component Map, Bottom (PCB Rev. 1.x)	54
Component Map, Bottom (PCB Rev. 2.x)	55
LED, Fuse and Switch Locations, Top (PCB Rev. 1.x)	56
LED, Fuse and Switch Locations, Top (PCB Rev. 2.x)	57
LED and Switch Locations, Bottom (PCB Rev. 1.x)	58
LED and Switch Locations, Bottom (PCB Rev. 2.x)	59
Configuration Header, J9	61
Air Flow Graph	64
Critical Temperature Spots	65
Serial Number and Product ID on Top Side	68
Cavium Processor Complex Block Diagram	69
CN5860 Reset Diagram	74
Example Cavium CN5860 Monitor Start-up Display	77
Power-up/Reset CN5860 Boot Sequence Flowchart	78
MPC8548 Management Processor Complex Block Diagram	92
MPC8548 Memory Map	94
MPC8548 Reset Diagram	98
Ethernet Switching Interface Diagram	131
IPMC Connections Block Diagram	138
Extension Command Request Example	144
Extension Command Response Example	145
Boot Device Diagram	195
Boot Redirection Control Diagram	196
IPMB Entity Structure	203
Zone 1 Connector, P10	213
Zone 2 and 3 Connectors; J23, J30-J31	215
Zone 3 Connector, J33	218
Example MPC8548 Monitor Start-up Display	221
Power-up/Reset Sequence Flowchart	223
	Declaration of Conformity ATCA-9305 Front Panel (PCB Rev. 1.x) ATCA-9305 Front Panel (PCB Rev. 2.x) Component Map, Top (PCB Rev. 2.x) Component Map, Top (PCB Rev. 2.x) Component Map, Bottom (PCB Rev. 2.x) Component Map, Bottom (PCB Rev. 2.x) Component Map, Bottom (PCB Rev. 2.x) LED, Fuse and Switch Locations, Top (PCB Rev. 1.x) LED, Fuse and Switch Locations, Top (PCB Rev. 2.x) LED and Switch Locations, Bottom (PCB Rev. 2.x) LED and Switch Locations, Bottom (PCB Rev. 2.x) Configuration Header, J9 Air Flow Graph Critical Temperature Spots Serial Number and Product ID on Top Side Cavium Processor Complex Block Diagram CN5860 Reset Diagram Example Cavium CN5860 Monitor Start-up Display Power-up/Reset CN5860 Boot Sequence Flowchart MPC8548 Management Processor Complex Block Diagram MPC8548 Memory Map MPC8548 Reset Diagram Ethernet Switching Interface Diagram IPMC Connections Block Diagram Extension Command Request Example Extension Command Request Example Extension Command Response Example Boot Device Diagram Boot Redirection Control Diagram IPMB Entity Structure Zone 1 Connector, P10 Zone 2 and 3 Connectors; J23, J30-J31 Zone 3 Connector, J33 Example MPC8548 Monitor Start-up Display

List of Figures

Safety Notes

This section provides warnings that precede potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed during all phases of operation, service, and repair of this equipment. You should also employ all other safety precautions necessary for the operation of the equipment in your operating environment. Failure to comply with these precautions or with specific warnings elsewhere in this manual could result in personal injury or damage to the equipment.

Artesyn Embedded Technologies intends to provide all necessary information to install and handle the product in this manual. Because of the complexity of this product and its various uses, we do not guarantee that the given information is complete. If you need additional information, ask your Artesyn Embedded Technologies representative.

The product has been designed to meet the standard industrial safety requirements. It must not be used except in its specific area of office telecommunication industry and industrial control.

Only personnel trained by Artesyn Embedded Technologies or persons qualified in electronics or electrical engineering are authorized to install, remove or maintain the product.

The information given in this manual is meant to complete the knowledge of a specialist and must not be used as replacement for qualified personnel.

Keep away from live circuits inside the equipment. Operating personnel must not remove equipment covers. Only factory authorized service personnel or other qualified service personnel may remove equipment covers for internal subassembly or component replacement or any internal adjustment.

Do not install substitute parts or perform any unauthorized modification of the equipment or the warranty may be voided. Contact your local Artesyn Embedded Technologies representative for service and repair to make sure that all safety features are maintained.

EMC

This equipment has been tested and found to comply with the limits for a Class A digital device, pursuant to Part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference when the equipment is operated in a commercial environment. This equipment generates, uses, and can radiate radio frequency energy and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications.

Operation of this equipment in a residential area is likely to cause harmful interference in which case the user will be required to correct the interference at his own expense. Changes or modifications not expressly approved by Artesyn Embedded Technologies could void the user's authority to operate the equipment. Board products are tested in a representative system to show compliance with the above mentioned requirements. A proper installation in a compliant system will maintain the required performance. Use only shielded cables when connecting peripherals to assure that appropriate radio frequency emissions compliance is maintained.

Installation

Before installing the board make sure the requirements listed in section "Board Exchange" are met.

Restricted access area - This board is only to be installed in a restricted access area.

Data Loss

Removing the board with the blue LED still blinking causes data loss. Wait until the blue LED is permanently illuminated, before removing the board.

Damage of Circuits

Electrostatic discharge and incorrect board installation and removal can damage circuits or shorten their life.

Before touching the board or electronic components, make sure that you are working in an ESD-safe environment or wear ESD wrist straps.

Board Malfunctioning

Incorrect board installation and removal can result in board malfunctioning.

Make sure that the board is connected to the system backplane via all assembled connectors and that power is available on all zone 1 power pins.

Damage of the Product

Incorrect installation of the product can cause damage of the product,

Only use handles when installing/removing the product to avoid damage/deformation to the face plate and/or PCB.

Damage of the Product and Additional Devices and Modules

Incorrect installation or removal of additional devices or modules may damage the product or the additional devices or modules.

Before installing or removing additional devices or modules, read the respective documentation.

Operation

Board Damage

Board surface

High humidity and condensation on the board surface causes short circuits.

Do not operate the board outside the specified environmental limits. Make sure the board is completely dry and there is no moisture on any surface before applying power.

Board Overheating and Board Damage

Operating the board without forced air cooling may lead to board overheating and thus board damage.

When operating the board, make sure that forced air cooling is available in the shelf.

Injuries or Short Circuits

Board or power supply

In case the ORing diodes of the board fail, the board may trigger a short circuit between input line A and input line B so that line A remains powered even if it is disconnected from the power supply circuit (and vice versa).

To avoid damage or injuries, always check that there is no more voltage on the line that has been disconnected before continuing your work.

Hot Swap

Installing the board into or removing it from a powered system not supporting hot swap or high availability causes board damage and data loss. Therefore, only install it in or remove it from a powered system if the system itself supports hot swap or high availability and if the system documentation explicitly includes quidelines.

RJ-45 Connectors

The RJ-45 connectors on the face plate must only be used for twisted-pair Ethernet (TPE) connections. Connecting a telephone to such a connector may destroy your telephone as well as your board. Therefore:

- Clearly mark TPE connectors near your working area as network connectors.
- Only connect TPE bushing of the system to safety extra low voltage (SELV) circuits.
- Make sure that the length of the electric cable connected to a TPE bushing does not exceed 100 m.

If you have further questions, ask your system administrator.

Replacement/Expansion

Only replace or expand components or system parts with those recommended by Artesyn Embedded Technologies. Otherwise, you are fully responsible for the impact on EMC or any possible malfunction of the product.

Check the total power consumption of all components installed (see the technical specification of the respective components). Ensure that any individual output current of any source stays within its acceptable limits (see the technical specification of the respective source).

Environment

Always dispose of used products according to your country's legislation and manufacturer's instructions.

Sicherheitshinweise

Dieses Kapitel enthält Hinweise, die potentiell gefährlichen Prozeduren innerhalb dieses Handbuchs vorangestellt sind. Beachten Sie unbedingt in allen Phasen des Betriebs, der Wartung und der Reparatur des Systems die Anweisungen, die diesen Hinweisen enthalten sind. Sie sollten außerdem alle anderen Vorsichtsmaßnahmen treffen, die für den Betrieb des Produktes innerhalb Ihrer Betriebsumgebung notwendig sind. Wenn Sie diese Vorsichtsmaßnahmen oder Sicherheitshinweise, die an anderer Stelle dieses Handbuchs enthalten sind, nicht beachten, kann das Verletzungen oder Schäden am Produkt zur Folge haben.

Artesyn Embedded Technologies ist darauf bedacht, alle notwendigen Informationen zum Einbau und zum Umgang mit dem Produkt in diesem Handbuch bereit zu stellen. Da es sich jedoch um ein komplexes Produkt mit vielfältigen Einsatzmöglichkeiten handelt, können wir die Vollständigkeit der im Handbuch enthaltenen Informationen nicht garantieren. Falls Sie weitere Informationen benötigen sollten, wenden Sie sich bitte an die für Sie zuständige Geschäftsstelle von Artesyn Embedded Technologies.

Das System erfüllt die für die Industrie geforderten Sicherheitsvorschriften und darf ausschließlich für Anwendungen in der Telekommunikationsindustrie und im Zusammenhang mit Industriesteuerungen verwendet werden.

Einbau, Wartung und Betrieb dürfen nur von durch Artesyn Embedded Technologies ausgebildetem oder im Bereich Elektronik oder Elektrotechnik qualifiziertem Personal durchgeführt werden. Die in diesem Handbuch enthaltenen Informationen dienen ausschließlich dazu, das Wissen von Fachpersonal zu ergänzen, können dieses jedoch nicht ersetzen.

Halten Sie sich von stromführenden Leitungen innerhalb des Produktes fern. Entfernen Sie auf keinen Fall Abdeckungen am Produkt. Nur werksseitig zugelassenes Wartungspersonal oder anderweitig qualifiziertes Wartungspersonal darf Abdeckungen entfernen, um Komponenten zu ersetzen oder andere Anpassungen vorzunehmen.

Installieren Sie keine Ersatzteile oder führen Sie keine unerlaubten Veränderungen am Produkt durch, sonst verfällt die Garantie. Wenden Sie sich für Wartung oder Reparatur bitte an die für Sie zuständige Geschäftsstelle von Artesyn Embedded Technologies. So stellen Sie sicher, dass alle sicherheitsrelevanten Aspekte beachtet werden.

EMV

Das Produkt wurde in einem Artesyn Embedded Technologies Standardsystem getestet. Es erfüllt die für digitale Geräte der Klasse A gültigen Grenzwerte in einem solchen System gemäß den FCC-Richtlinien Abschnitt 15 bzw. EN 55022 Klasse A. Diese Grenzwerte sollen einen angemessenen Schutz vor Störstrahlung beim Betrieb des Produktes in Gewerbe- sowie Industriegebieten gewährleisten.

Das Produkt arbeitet im Hochfrequenzbereich und erzeugt Störstrahlung. Bei unsachgemäßem Einbau und anderem als in diesem Handbuch beschriebenen Betrieb können Störungen im Hochfrequenzbereich auftreten.

Wird das Produkt in einem Wohngebiet betrieben, so kann dies mit großer Wahrscheinlichkeit zu starken Störungen führen, welche dann auf Kosten des Produktanwenders beseitigt werden müssen. Änderungen oder Modifikationen am Produkt, welche ohne ausdrückliche Genehmigung von Artesyn Embedded Technologies durchgeführt werden, können dazu führen, dass der Anwender die Genehmigung zum Betrieb des Produktes verliert. Boardprodukte werden in einem repräsentativen System getestet, um zu zeigen, dass das Board den oben aufgeführten EMV-Richtlinien entspricht. Eine ordnungsgemäße Installation in einem System, welches die EMV-Richtlinien erfüllt, stellt sicher, dass das Produkt gemäß den EMV-Richtlinien betrieben wird. Verwenden Sie nur abgeschirmte Kabel zum Anschluss von Zusatzmodulen. So ist sichergestellt, dass sich die Aussendung von Hochfrequenzstrahlung im Rahmen der erlaubten Grenzwerte bewegt.

Warnung! Dies ist eine Einrichtung der Klasse A. Diese Einrichtung kann im Wohnbereich Funkstörungen verursachen. In diesem Fall kann vom Betreiber verlangt werden, angemessene Maßnahmen durchzuführen.

Board Installation

Bevor Sie das Board in einem System installieren, überprüfen Sie, ob die im Kapitel "Board Exchange" aufgeführten Anforderungen erfüllt werden.

Bereich mit eingeschränktem Zugang - Installieren Sie das Board in ein System nur in Bereichen mit eingeschränktem Zugang.

Datenverlust

Ziehen Sie das Board im laufenden Betrieb heraus, obwohl die Hot-Swap LED noch nicht leuchtet, führt das zu Datenverlust.

Warten Sie deshalb bis die Hot-Swap LED blau leuchtet, bevor Sie das Board herausziehen.

Beschädigung von Schaltkreisen

Elektrostatische Entladung und unsachgemäßer Ein- und Ausbau des Produktes kann Schaltkreise beschädigen oder ihre Lebensdauer verkürzen.

Bevor Sie das Produkt oder elektronische Komponenten berühren, vergewissern Sie sich, dass Sie in einem ESD-geschützten Bereich arbeiten.

Fehlfunktion des Produktes

Fehlerhafter Ein- und Ausbau des Produktes kann zur Beschädigung des Produktes führen. Stellen Sie deshalb sicher, dass das Produkt mit allen Steckern mit der Systembackplane verbunden ist und über alle Zone-1-Anschlüsse mit Spannung versorgt wird.

Beschädigung des Produktes

Fehlerhafte Installation des Produktes kann zu einer Beschädigung des Produktes führen. Verwenden Sie die Handles, um das Produkt zu installieren/deinstallieren. Auf diese Weise vermeiden Sie, dass das Face Plate oder die Platine deformiert oder zerstört wird.

Beschädigung des Produktes und von Zusatzmodulen

Fehlerhafte Installation von Zusatzmodulen, kann zur Beschädigung des Produktes und der Zusatzmodule führen.

Lesen Sie daher vor der Installation von Zusatzmodulen die zugehörige Dokumentation.

Betrieb

Beschädigung des Boards

Hohe Luftfeuchtigkeit und Kondensat auf der Oberfläche des Boards können zu Kurzschlüssen führen.

Betreiben Sie das Board nur innerhalb der angegebenen Grenzwerte für die relative Luftfeuchtigkeit und Temperatur. Stellen Sie vor dem Einschalten des Stroms sicher, dass sich auf dem Board kein Kondensat befindet. Überhitzung und Beschädigung des Boards

Betreiben Sie das Board ohne Zwangsbelüftung, kann das Board überhitzt und schließlich beschädigt werden.

Bevor Sie das Board betreiben, müssen Sie sicher stellen, dass das Shelf über eine Zwangskühlung verfügt.

Verletzungen oder Kurzschlüsse

Board oder Stromversorgung

Falls die ORing Dioden des Boards durchbrennen, kann das Board einen Kurzschluss zwischen den Eingangsleitungen A und B verursachen. In diesem Fall ist Leitung A immer noch unter Spannung, auch wenn sie vom Versorgungskreislauf getrennt ist (und umgekehrt). Prüfen Sie deshalb immer, ob die Leitung spannungsfrei ist, bevor Sie Ihre Arbeit fortsetzen, um Schäden oder Verletzungen zu vermeiden.

Hot Swap

Wenn Sie das Board im laufenden Betrieb in ein System, das weder Hot Swap noch High Availability unterstützt, installieren bzw. herausziehen, wird das Board beschädigt und es gehen Daten verloren. Installieren/entfernen Sie das Board nur im laufenden Betrieb, wenn das System Hot Swap oder High-Availability unterstützt und wenn die Systembeschreibung dies ausdrücklich erlaubt.

RJ-45 Stecker

Die RJ-45 Stecker auf der Frontblende dürfen nur für Twisted-Pair-Ethernet (TPE)-Verbindungen verwendet werden. Beachten Sie, dass ein versehentliches Anschließen einer Telefonleitung an einen solchen TPE Stecker sowohl das Telefon als auch das Board zerstören kann. Beachten Sie deshalb die folgenden Hinweise:

- Kennzeichnen Sie TPE-Anschlüsse in der N\u00e4he Ihres Arbeitsplatzes deutlich als Netzwerkanschl\u00fcsse.
- Schließen Sie an TPE-Buchsen ausschließlich SELV-Kreise (Sicherheitskleinspannungsstromkreise) an.
- Die Länge des mit dem Board verbundenen Twisted-Pair Ethernet-Kabels darf 100 m nicht überschreiten.

Falls Sie Fragen haben, wenden Sie sich bitte an Ihren Systemadministrator.

Austausch/Erweiterung

Verwenden Sie bei Austausch oder Erweiterung nur von Artesyn Embedded Technologies empfohlene Komponenten und Systemteile. Andernfalls sind Sie für mögliche Auswirkungen auf EMV oder Fehlfunktionen des Produktes voll verantwortlich.

Überprüfen Sie die gesamte aufgenomme Leistung aller eingebauten Komponenten (siehe die technischen Daten der entsprechenden Komponente). Stellen Sie sicher, dass die Stromaufnahme jedes Verbrauchers innerhalb der zulässigen Grenzwerte liegt (siehe die technischen Daten des entsprechenden Verbrauchers).

Umweltschutz

Entsorgen Sie alte Batterien und/oder Produkte stets gemäß der in Ihrem Land gültigen Gesetzgebung und den Empfehlungen des Herstellers.

Sicherheitshinweise

About this Manual

Overview of Contents

This manual is divided into the following chapters and appendix:

- Chapter 1, Overview, on page 37
- Chapter 2, Setup, on page 47
- Chapter 3, Cavium Processor Complex, on page 69
- Chapter 4, Management Complex, on page 91
- Chapter 5, Management Processor CPLD, on page 105
- Chapter 6, Ethernet Interface, on page 129
- Chapter 7, System Management, on page 137
- Chapter 8, Back Panel Connectors, on page 213
- Chapter 9, Management Processor Monitor, on page 219
- Appendix A, Related Documentation, on page 265

Abbreviations

This document uses the following abbreviations:

Abbreviation	Definition
AMC	Advanced Mezzanine Card
ASCII	American Standard Code for Information Interchange
ATCA	Advanced Telecom Computing Architecture or AdvancedTCA
BMC	Baseboard Management Controller
CIO	Common I/O (RLDRAM)
Cmd	Command code
CPU	Central Processing Unit
CRC	Cyclic Redundancy Code
CSA	Canadian Standards Association
DDR	Double Data Rate

Abbreviation	Definition
EC	European Community
ECC	Error-correcting Code
EIA	Electronic Industries Alliance
EMC	Electromagnetic Compatibility
ESD	Electrostatic Discharge
ETSI	European Telecommunications Standards Institute
EXP	Extreme Processor
FCC	Federal Communications Commission
FRU	Field Replaceable Unit
GbE	Gigabit Ethernet
GNU	GNU's Not Unix
GPL	General Public License
I ² C	Inter-integrated Circuit
IEC	International Electrotechnical Commission
IPMB	Intelligent Platform Management Bus
IPMI	Intelligent Platform Management Interface
ISP	In-system Programmable
ITP	In-target Probe
JTAG	Joint Test Action Group
KCS	Keyboard Controller Style
LED	Light-emitting Diode
LPC	Low Pin Count
LUN	Logical Unit Number
MAC	Medium/media Access Control/controller
NEBS	Network Equipment-Building System
netFn	Network Function Code
NSP	Network Services Processor
OEM	Original Equipment Manufacturer

Abbreviation	Definition
PCI	Peripheral Component Interconnect
PCle	PCI Express
PHY	Physical Interface
PLD	Programmable Logic Device
POST	Power-on Self Test
RLDRAM	Reduced Latency Dynamic Random Access Memory
RMA	Return Merchandise Authorization
SCP	Secure Communications Processor
SDR	Sensor Data Record
SDRAM	Synchronous Dynamic Random Access Memory
SEL	System Event Log
SERDES	Serializer/deserializer
SIO	Separate I/O (RLDRAM)
SO-CDIMM	Small-outline Clocked Dual In-line Memory
SPI-4.2	System Packet Interface level 4 phase 2
SROM	Serial Read Only Memory
TBD	To Be Determined
TNV	Telecommunication Network Voltage
UART	Universal Asynchronous Receiver/transmitter
UL	Underwriters Laboratories
USB	Universal Serial Bus
VLP	Very Low Profile
XAUI	10 Gigabit Attachment Unit Interface

Conventions

The following table describes the conventions used throughout this manual.

Notation	Description
0x00000000	Typical notation for hexadecimal numbers (digits are 0 through F), for example used for addresses and offsets
0b0000	Same for binary numbers (digits are 0 and 1)
bold	Used to emphasize a word
Screen	Used for on-screen output and code related elements or commands in body text
Courier + Bold	Used to characterize user input and to separate it from system output
Reference	Used for references and for table and figure descriptions
File > Exit	Notation for selecting a submenu
<text></text>	Notation for variables and keys
[text]	Notation for software buttons to click on the screen and parameter description
	Repeated item for example node 1, node 2,, node 12
	Omission of information from example/command that is not necessary at the time being
	Ranges, for example: 04 means one of the integers 0,1,2,3, and 4 (used in registers)
1	Logical OR

Notation	Description
	Indicates a hazardous situation which, if not avoided, could result in death or serious injury
	Indicates a hazardous situation which, if not avoided, may result in minor or moderate injury
NOTICE XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	Indicates a property damage message
	No danger encountered. Pay attention to important information

Summary of Changes

This manual has been revised and replaces all prior editions.

Part Number	Publication Date	Description
10009109-00	January 2009	Original release
10009109-01	April 2009	Added "GR-1089-CORE Standard" on page -i
		Updated "Product Certification" on page 1-4
10009109-02	July 2009	Updated Declaration of Conformity
		Updated section "Product Certification" on page 1-4
		Updated table "Circuit Board Dimensions" on page 2-1
		Updated table "Typical Power Requirements" on page 2-14
		Updated table "Environmental Requirements" on page 2-14
		Added "Critical Temperature Spots" on page 2-17
		Updated chapter "System Management" on page 7-1
		Added IPMI commands "bparams_get" on page 9-17 and "bparams_set" on page 9-17
		Updated "vlan" on page 9-26
		Added inicmd to table "Standard Environment Variables" on page 9-27
		Added chapters "Safety Notes" on page 11-1 and "Sicherheitshinweise" on page 12-1
10009109-03	February 2010	Updated "Boot Firmware Boot Options" on page 7-42
		Updated "vlan" on page 9-26
10009109-04	August 2010	Added support for PCB Rev. 2.x
10009109-05	September 2010	Updated Declaration of Conformity
10009109-06	January 2013	Updated RoHS Compliance on page 42.
10009109-07	May 2014	Re-branded to Artesyn template.

Overview

The ATCA-9305 is an Advanced Telecom Computing Architecture (AdvancedTCA®, ATCA®) blade based on dual Cavium OCTEON[™] CN5860 processors and the Freescale [™] Semiconductor MPC8548 management processor. This blade is targeted at security and packet-processing applications in the wireless and transport market segments. These markets include data-plane packet-processor, security co-processor, video compression, and pattern matching.

The ATCA-9305 complies with the SCOPE recommended profile for central office ATCA systems, PICMG® 3.0 ATCA mechanical specifications, E-keying, and Hot Swap.

1.1 Components and Features

The following is a brief summary of the ATCA-9305 hardware components and features:

Cavium Processor:

The Cavium CN5860 processor is a highly programmable, high-performance 16-core architecture operating up to 800 MHz.

Management Processor:

The Freescale PowerQUICC[™] III MPC8548 processor is a 32-bit enhanced e500 core operating at 1 GHz.

Ethernet Switch:

The Broadcom[®] BCM56802 is a sixteen-port, 10 GbE switch which interconnects the processors using SPI to $XAUI^{\mathsf{TM}}$ bridges. The functionality includes both 10-Gbps XAUI and 1-Gbps SGMII PHY interfaces.

Stratix[™] GX Bridge:

There are two packet routing Altera[®] SPI-4.2 high-speed interconnect to XAUI bridges per CN5860 processor.

Ethernet:

10/100/1000BASE-T Ethernet ports are accessible via the front panel RJ45 connectors and through the base channel on the back panel. The 10 GbE ports route to the back panel through the fabric and RTM connectors.

Serial Port:

The front panel serial port (MGT CSL) connects to the MPC8548 management processor. The front panel serial port (OCT1 CSL) connects to the Cavium 1 Processor. The front panel serial port (OCT2 CSL) connects to the Cavium 2 Processor.

System Management:

This product supports an Intelligent Platform Management Controller (IPMC) based on a proprietary BMR-H8S-AMCc® reference design from Pigeon Point Systems. The IPMC has an inter-integrated circuit (I2C) controller to support an Intelligent Management Platform Bus (IPMB) that routes to the AdvancedTCA connector. The IPMB allows for features such as remote shutdown, remote reset, payload voltage monitoring, temperature monitoring, and access to Field Replaceable Unit (FRU) data.

PCI/PCIe:

The PCI bus allows for read/write memory access between the MPC8548 processor, Ethernet switch, and Cavium processors. The four lane PCI Express[®] (PCIe) routes between the MPC8548 and the optional RTM.

Real-time Clock:

The STMicroelectronics M41T00S RTC provides counters for seconds, minutes, hours, day, date, month, years, and century. The M41T00S serial interface supports I²C bus and has a super-cap backup capable of maintaining the clock for a minimum of two hours.

Software:

The Cavium CN5860 processor provides a GNU compiler that implements the MIPS64 Rel 2 instruction set in addition to the specialized instructions and a Linux[®] Board Specific Package (BSP) including the IP-stack optimization. The CN5860 also provides libraries that take advantage of the chip's hardware acceleration for certain security protocols.

RTM (optional):

This blade supports a custom Rear Transition Module (RTM) with the following I/O:

- Up to six 10GbE connections
- One x4 PCI Express port from the MPC8548

- Connections for an MMC to control Hot Swap
- MPC8548 console port

For more detailed information, see the ATCA-9305 Rear Transition Module User's Manual.

1.2 Functional Overview

The following block diagram provides a functional overview for the ATCA-9305:

Console RJ45 RJ45 ROM 512KB KSL Console Console x 8 CPLD A/D 4M BCM5461 x 16 Adrs/Data Flash 1GB COP/JTAG x 16 ptiona MPC8548 Management Processor PQ DDR2 SDRAM Flash 12Mb o EEPROM 4MB x 1 P2 DDR2 COP/ COP/ P1 DDR PCle x4 **SDRAM** ĮTAĠ JTAG **SDRAM** BCM54619 PCI Bus D1_DDR2 | Serial 0 -12C 12C -Cavium Cavium EEPROM **EEPROM** Octeon Stratix II Co Octeon #3 CN5860 #1 CN5860 BCM56802 Processor 2 RLDRAM Processor 1 XAUI 10 Gb 64MB Switch 64MB #2 To RTM #4 RLDRAM Addr/Data 64MB 64MB RLDRAM RLDRAM NOR 64MB 64MB BCM5482 ROM ROM Flash 10G - 4 PORTS 512K 512K 4M 4M **IPMB** RLDRAM RLDRAM x8 10G - 2 PORTS x8 64MB 64MB 3210 3210 RTMRST 12VHotSwap RTM Console PQ DC J33 FC2 10G Fabric P10 J23 J30 J31

Figure 1-1 General System Block Diagram



R1 boards interface is available as PCB connector only.

1.3 Additional Information

This section lists the ATCA-9305 hardware's regulatory certifications and briefly discusses the terminology and notation conventions used in this manual. It also lists general technical references.

Mean time between failures (MTBF) has been calculated at 439,924 hours using the Telcordia SR-332, Issue 1 (Reliability Prediction for Electronic Equipment), method 2 at 30°C.

1.3.1 Product Certification

The ATCA-9305 has been tested to comply with various standards:

Table 1-1 Standard Compliance

Standard	Description
UL 60950-1	Legal safety requirements
EN 60950-1	
IEC 60950-1	
CAN/CSA C22.2 No 60950-1	
CISPR 22	EMC requirements (legal) on system level (predefined
CISPR 24	Artesyn system)
EN 55022	
EN 55024	
FCC Part 15	
Industry Canada ICES-003	
VCCI Japan	
AS/NZS CISPR 22	
EN 300 386	

The product has been partially tested to comply with NEBS Standard GR-1089 CORE, NEBS Standard GR-63-CORE, ETSI EN 300019 series, and PICMG 3.0.

Artesyn maintains test reports that provide specific information regarding the methods and equipment used in compliance testing. Unshielded external I/O cables, loose screws, or a poorly grounded chassis may adversely affect the ATCA-9305 hardware's ability to comply with any of the stated specifications.

The Ethernet connection of the equipment or subassembly must be connected with shielded cables that are grounded at both ends.

1.3.2 RoHS Compliance

The ATCA-9305 is compliant with the European Union's RoHS (Restriction of use of Hazardous Substances) directive created to limit harm to the environment and human health by restricting the use of harmful substances in electrical and electronic equipment. Effective July 1, 2006, RoHS restricts the use of six substances: cadmium (Cd), mercury (Hg), hexavalent chromium (Cr (VI)), polybrominated biphenyls (PBBs), polybrominated diphenyl ethers (PBDEs) and lead (Pb). Configurations that are RoHS compliant are built with lead-free solder.

Following is the Declaration of Conformity:

Figure 1-2 Declaration of Conformity

Declaration of Conformity (DoC)

According to EN 17050-1:2004

Manufacturer's Name: Artesyn Embedded Technologies

Manufacturer's Address: Artesyn Embedded Technologies GmbH

Lilienthalstrasse 17-19 85579 Neubiberg Germany

Declares that the following product

Product: ATCA Blade with Rear Transition Modules

Model Names / Numbers: ATCA-9305

ARTM-9305-6X10GE, ARTM-9305-FLASH

in accordance with the requirements of 2004/108/EC, 2006/95/EC & 2011/65/EU and their amending directives, has been designed and manufactured to the following specifications:

EN 60950-1:2006+A12:2011

EN 55022:2010 (Class A)

EN 55024:2010

ETSI EN 300 386 V1.6.1 (2012-09)

2011/65/EU RoHS Directive

Kai Holz Director Engineering

Issue Date: 30/May/2014





1.3.3 Terminology and Notation

Active low signals

An active low signal is indicated with an asterisk * after the signal name.

Byte, word

Throughout this manual byte refers to 8 bits, word refers to 16 bits, and long word refers to 32 bits, double long word refers to 64 bits.

PLD

This manual uses the acronym, PLD, as a generic term for programmable logic device (also known as FPGA, CPLD, EPLD, etc.).

Radix 2 and 16

Hexadecimal numbers end with a subscript 16. Binary numbers are shown with a subscript 2.

Overview

This chapter describes the physical layout of the boards, the setup process, and how to check for proper operation once the boards have been installed. This chapter also includes troubleshooting, service, and warranty information.

2.1 Electrostatic Discharge

Before you begin the setup process, please remember that electrostatic discharge (ESD) can easily damage the components on the ATCA-9305 hardware. Electronic devices, especially those with programmable parts, are susceptible to ESD, which can result in operational failure. Unless you ground yourself properly, static charges can accumulate in your body and cause ESD damage when you touch the board.



A CAUTION

Use proper static protection and handle ATCA-9305 boards only when absolutely necessary. Always wear a wriststrap to ground your body before touching a board. Keep your body grounded while handling the board. Hold the board by its edges—do not touch any components or circuits. When the board is not in an enclosure, store it in a static-shielding bag.

To ground yourself, wear a grounding wriststrap. Simply placing the board on top of a static-shielding bag does not provide any protection—place it on a grounded dissipative mat. Do not place the board on metal or other conductive surfaces.

2.2 ATCA-9305 Circuit Board

The ATCA-9305 circuit board is an ATCA blade assembly and complies with the PICMG 3.0 ATCA mechanical specification. It uses a 16-layer printed circuit board with the following dimensions:


Table 2-1 Circuit Board Dimensions

Width	Depth	Height	Weight (typical)
12.687 in.	11.024 in.	< .84 in.	4.52 lb.
(322.25 mm)	(280.01 mm)	(<21.33 mm)	(2.05 kg) ¹

This is the typical weight for the ATCA-9305. Board weight varies slightly per configuration; contact Technical Support if you require a specific configuration weight.

The following figures show the front panel, component maps, and LED locations for both old ATCA-9305 (PCB Rev.1.x) board and the new ATCA-9305 (PCB Rev.2.x) board.

Figure 2-1 ATCA-9305 Front Panel (PCB Rev. 1.x)



Ethernet Speed (top LED) Off = 10Mbps AGT ETH Yellow = 100Mbps Port 1 Green = 1000Mbps Red/Amber = Out of Service (OOS) Ethernet Link/Activity (bottom LED) Port 2 Green = In Service (2) Off = No Link On = Link, No Activity Amber = user Defined (3) Blink = Link/Activity Management Console MGT CSL Octeon1 Console OCT1 CSL Octeon2 Console OCT2 CSL Blue Hot Swap

Figure 2-2 ATCA-9305 Front Panel (PCB Rev. 2.x)



The electromagnetic compatibility (EMC) tests used an ATCA-9305 model that includes a front panel assembly from Artesyn Embedded Technologies - Embedded Computing.



A CAUTION

For applications where the ATCA-9305 is provided without a front panel, or where the front panel has been removed, your system chassis/enclosure must provide the required electromagnetic interference (EMI) shielding to maintain CE compliance.




Figure 2-3 Component Map, Top (PCB Rev. 1.x)




Figure 2-4 Component Map, Top (PCB Rev. 2.x)




Figure 2-5 Component Map, Bottom (PCB Rev. 1.x)

U81 U76 StrataFlas U67 U66 000 0.0 COMPONENT MAP BOTTOM SCALE 1/1

Figure 2-6 Component Map, Bottom (PCB Rev. 2.x)




Figure 2-7 LED, Fuse and Switch Locations, Top (PCB Rev. 1.x)




Figure 2-8 LED, Fuse and Switch Locations, Top (PCB Rev. 2.x)

LED, FUSE AND SWITCH LOCATIONS TOP VIEW SCALE $\ensuremath{\mathsf{I/I}}$

Hot Swap ← CR57 - BLUE_LED_CONN_K SW2 - Front Panel Reset Front Panel CR54 - Red = LED1R_CONN Amber = LED1A_CONN CR55 - LED2_CONN CR56 - LED3_CONN

Figure 2-9 LED and Switch Locations, Bottom (PCB Rev. 1.x)




Figure 2-10 LED and Switch Locations, Bottom (PCB Rev. 2.x)

LED, FUSE AND SWITCH LOCATIONS BOTTOM VIEW SCALE I/I

2.2.1 Connectors

The ATCA-9305 circuit board has various connectors and headers (see the figures beginning on Page 52), summarized as follows:

11: This 14-pin JTAG header is used for debugging CN5860 processor 2. See Table 3-17.

[3-]6: These 240-pin sockets are installed for the CN5860 processor 1 DDR2 SDRAM memory.

J9: This 14-pin configuration header allows selection of boot device, and MPC8548 configuration for the configuration SROM. See Figure 2-11.

J11-J14: These 240-pin sockets are installed for the CN5860 processor 2 DDR2 SDRAM memory.

J15: This 14-pin JTAG header is used for debugging CN5860 processor 1. See Table 3-17.

J23: The 80-pin Zone 2 connector provides 1 GB and 10 GB Ethernet access to the backplane. See Table 8-2.

J30-J31: The 80-pin Zone 3 connectors route PCle and XAUI (10G) to the optional RTM. See Table 8-3 and Table 8-4 for pin assignments.

J33: The 24-pin Zone 3 connector routes the reset, Hot Swap, MPC8548 console, power, and IPMC I2C to the optional RTM, see Table 8-5.

JP1: This is the 10-pin programming header for the IPMP, CPLD, and SPI 10G (1-4) devices. See Table 7-52.

P1: This 14-pin RJ45 connector with LEDs routes the Three-speed Ethernet Controller (TSEC1) between the MPC8548 and the front panel. See Table 6-4 for pin assignments.

P2: This 16-pin JTAG debug header accesses the MPC8548 processor, see Table 4-7.

P3: This 14-pin RJ45 connector with LEDs routes Ethernet (FP1) between the switch and the front panel, See Table 6-4 for pin assignments.

P4: The 5-pin vertical mini-B USB provides the IPMP EIA-232 console debug, see Table 7-53.

P7: This 5-pin mini-B USB is the console serial port for the MPC8548 management processor, see Table 4-8.

P10: The 30-pin Zone 1 connector routes IPMB to the backplane, see Table 8-1.

P0800, P0801: These 5 pin horizontal mini-B USBs are the CN5860 consoles which are valid for PCB Rev. 2.x boards.

2.2.2 Configuration Header

There are a total of seven jumper pairs on J9 (pins 11-14 are spare posts). See Figure 2-3 for the jumper location on the ATCA-9305. Also reference the "Jumper Settings (0x18)" register.

Figure 2-11 Configuration Header, [9



BT SKT: A shunt on pins 1-2 selects the 512 KB socketed ROM as the boot device for the MPC8548.

IG SROM: If the serial ROM configuration jumper is installed (pins 3-4), the ATCA-9305 will not try to configure (IGNORE_SROM*) from the MPC8548 serial ROM.

REDIR EN: A shunt installed on pins 5-6 disables the boot redirection, see Page 194 for more information.

BOOT: A shunt on pins 7-8 causes both Cavium CN5860s to boot from their local bus and not boot over PCI.

STAND: A shunt on pins 9-10, IPMC stand alone mode, allows the board to boot without management control.

PROG: Installing a shunt on pins 11-12 puts the IPMC controller into programming mode. This is only used in the factory to configure the IPMC.

BT FLASH: If BOOT shunt is installed (booting from local bus), this shunt determines whether the boot is from local flash or socket. When this BT FLASH shunt is installed, the ATCA-9305 boots from flash. Otherwise, it boots from the socket.

2.3 ATCA-9305 Setup

You need the following items to set up and check the operation of the Artesyn ATCA-9305:

- ATCA chassis and power supply
- MPC8548 Console cable for EIA-232 port, Artesyn part # C0007662-00
- Computer terminal

Save the antistatic bag and box for future shipping or storage.

2.3.1 Power Requirements

Make sure that the blade is used in an AdvancedTCA shelf connected to —48 VDC up to —60 VDC, according to Telecommunication Network Voltage (TNV-2). A TNV-2 circuit is a circuit whose normal operating voltages exceed the limits for a safety-extra-low-voltage (SELV) under normal operating conditions, and which is not subject to over-voltages from telecommunication networks.

Table 2-2 Typical Power Requirements

Configuration	Power
1.0 GHz MPC8548 and 800 MHz Cavium processors, board running at room temperature with all processors at U-Boot prompt	165 W
RTM-ATCA-9305 I/O	30 W
Rated Voltage	—48 VDC to —60 VDC
	US and Canada: —48 VDC
Operating Voltage	-40 VDC to -72 VDC
	US and Canada: —48 VDC

The exact power requirements for the ATCA-9305 circuit board depend upon the specific configuration of the board, including the CPU frequency and amount of memory installed on the board. Please contact Artesyn Technical Support at 1-888-412-7832 if you have specific questions regarding the board's power requirements.


2.3.2 Environmental Considerations

As with any printed circuit board, be sure that air flow to the board is adequate. Chassis constraints and other factors greatly affect the air flow rate. The environmental requirements are as follows:

Table 2-3 Environmental Requirements

Requirement	Operating	Non-Operating
Temperature	+5 °C (+41 °F) to +40 °C (+104 °F) (normal operation) according to NEBS Standard GR-63-CORE	-40 °C (-40 °F) to +70 °C (+158 °F) (may be further limited by installed accessories)
	-5 °C (+23 °F) to +55 °C (+131 °F) (exceptional operation) according to NEBS Standard GR-63-CORE	
Airflow	The blade is designed to operate in a chassis that provides 35 CFM across the blade for the stated temperature range.	-
Temp. change	+/- 0.5 °C/min according to NEBS Standard GR-63-CORE	+/- 0.5 °C/min
Rel. humidity	5% to 90% non-condensing according to Artesyn-internal environmental requirements	5% to 95% non-condensing according to Artesyn-internal environmental requirements
Vibration	1 g from 5 to 100 Hz and back to 5 Hz at a rate of 0.1 octave/minute	5-20 Hz at 0.1 g ² /Hz 20-200 Hz at -3.0 dB/octave Random 20-200 Hz at -3 m/Sec ²
Shock	Half-sine, 11 m/Sec, 30 mSec/sec ²	Blade level packaging Half-sine, 6 mSec at 180 m/Sec ²
Free fall		1,200 mm/all edges and corners 1.0 m (packaged) 100 mm (unpacked)





During the safety qualification of this blade, the following on-board locations were identified as critical with regards to the maximum temperature during blade operation. To guarantee proper blade operation and to ensure safety, you have to make sure that the temperatures at the locations specified in the following are not exceeded. If not stated otherwise, the temperatures should be measured by placing a sensor exactly at the given locations. For your convenience all temperature spots are shown in the figure below that provides a detailed view of the blade.




Figure 2-13 Critical Temperature Spots

2.3.3 Hot Swap

The ATCA-9305 can be Hot Swapped, as defined in the AdvancedTCA specification (see reference in Table A-2). This section describes how to insert and extract an ATCA-9305 module in a typical AdvancedTCA system. (These procedures assume the system is using a shelf manager.)



The ATCA-9305 Rear Transition Module (RTM) has its own Hot Swap LED and switch, and it can be Hot Swapped in/out independently of the front board. If the front board is not present, then the RTM will not be powered. If the front board is Hot Swapped out, the RTM's blue LED will illuminate. In either case, the RTM can be safely removed.



A CAUTION

Personal Injury or Product Damage

The product is supplied by a TNV-2 voltage. This voltage is considered hazardous. Make sure that the external power supply meets the relevant safety standards.

Make sure that TNV-2 is separated from dangerous voltages (mains) through double or reinforced insulation.

Insert a board

- 1. Insert the ATCA-9305 into an available slot.
- 2. Push in the front panel handle (tab).

The blue Hot Swap LED on the front panel (see Figure 2-1) flashes a long blink to indicate that board insertion is in progress and system management software is activating the slot. Then the blue LED turns off, indicating the insertion process is complete, and payload power is present.

Remove a board

- 1. Pull out the handle (tab) on the ATCA-9305 front panel one click.
 A short blink indicates the board is requesting permission for extraction.
- 2. Remove the board when the blue LED on the front panel is on (no payload power).



A CAUTION

Do not remove the ATCA-9305 while the blue LED is blinking.

2.4 Troubleshooting

In case of difficulty, use the following checklist:

- Be sure the ATCA-9305 circuit board is seated firmly in the carrier.
- Be sure the system is not overheating.
- Check the cables and connectors to be certain they are secure.
- Check that your terminal is connected to a console port.

2.4.1 Technical Support

If you need help resolving a problem with your ATCA-9305, visit www.artesyn.com. Please have the following information handy:

- ATCA-9305 serial number identification (see Figure 2-14)
- MPC8548 monitor version number (see Figure 9-1).
- Cavium monitor version number (see Figure 3-3).
- Version and part number of the operating system (if applicable)

- Whether your board has been customized for options such as a higher processor speed or additional memory
- License agreements (if applicable)




Figure 2-14 Serial Number and Product ID on Top Side

2.4.2 Product Repair

If you plan to return the board to Artesyn Embedded Technologies for service, visit www.artesyn.com to obtain a Return Merchandise Authorization (RMA) number. We will ask you to list which items you are returning and the board serial number, plus your purchase order number and billing information if your ATCA-9305 hardware is out of warranty. Contact our Test and Repair Services Department for any warranty questions. If you return the board, be sure to enclose it in an antistatic bag, such as the one in which it was originally shipped.

Please put the RMA number on the outside of the package so we can handle your problem efficiently. Our service department cannot accept material received without an RMA number.

3.1 Cavium CN5860 Processor

The ATCA-9305 provides two Cavium processor complexes. The major devices on each complex consist of the Cavium CN5860 processor, two StratixGX bridges, SDRAM, RLDRAM®, an I²C EEPROM, socketed ROM, Flash, and the PCI bus interface.

Console Console P2DDR2 COP/ COP/ P1 DDR **SDRAM JTAG** JTAG SDRAM **PCI Bus** -12C 12C-Cavium Cavium BCM56802 Octeon Octeon XAUI 10 Gb CN5860 CN5860 Switch 64MB Processor 1 SP Processor 2 #2 64MB ROM ROM 512Kx8 512Kx8 64MB 64MB RLDRAM NOR Flæh 4M x8 4M x8 Cavium Processor Complex 2 Cavium Processor Complex 1

Figure 3-1 Cavium Processor Complex Block Diagram

The main features of the CN5860 include:

Table 3-1 CN5860 Features

Feature	Description
Processor Core	Up to 16 cnMIPS™ cores
Core Speed Network Services Processor (NSP)	up to 800 MHz, processing up to 30 million packets per second
System Packet Interface	Two SPI-4.2 ports
L2 Cache	2 MB, eight-way set associative
DRAM	144-bit DDR2 DRAM interface
RLDRAM	18-bit RLDRAM, low-latency memory direct access
PCI	64-bit, PCI 2.3 compatible

The CN5860 and switch route packets using SPI-4.2 and control information flow using PCI. The CN5860 has two SPI-4.2 interfaces with each one supporting up to 16 ports. Two high-speed SPI-4.2 Altera (Stratix™ GX) FPGAs function as the SPI-to-XAUI bridge for each processor to switch complex. The PCI interface supports up to four ports, consequently a total of 36 ports can be supported internally by each CN5860.

3.1.1 Cavium Memory Map

Although the Cavium processors are 64-bit, the ATCA-9305 uses a 49-bit implementation. Refer to the *Cavium Networks OCTEON Plus CN58xx Hardware Reference Manual* for more detailed information on the memory map.

Table 3-2 Cavium Address Summary

Hex Physical Address	lex Physical Address Register Description	
1,2000,0000,0000	reserved	
1,1F00,0000,0000	Cavium Hardware registers	
1,1E00,0000,0000 PCI Memory Space (6)		
1,1D00,0000,0000 PCI Memory Space (5)		
This depends on how much memory is installed.		

Table 3-2 Cavium Address Summary (continued)

Hex Physical Address	Register Description	
1,1C00,0000,0000	PCI Memory Space (4)	
1,1B00,0000,0000	PCI Memory Space (3)	
1,1A00,0000,0000	PCI I/O Space	
1,1910,0000,0000	reserved	
1,1900,0000,0000	PCI Special Space	
1,0700,0000,0000	CN58xx Registers	
1,0001,0000,0000	reserved	
1,0000,0000,0000	Local Boot Bus	
0,0004,1000,0000	DDR2 SDRAM, middle block (256-512 MB)	
0,0004,0000,0000	reserved	
0,0000,2000,0000	DDR2 SDRAM, upper block (512 MB-2 GB) ¹	
0,0000,1000,0000	reserved	
0,000,0000,0000	DDR2 SDRAM, bottom block (256 MB)	
This depends on how much memory is installed.		

Table 3-3 Memory Map

Address Range on Management Processor	Address on Octeon Processor	Description
0x88000000 0x88ffffff	0x20000000	Local memory of Octeon 1 accessible via PCI from management processor.
0x98000000 0x98ffffff	0x20000000	Local memory of Octeon 3 accessible via PCI from management processor.

3.2 PCI

The Cavium is a slave device on the PCI bus. The Cavium U-boot monitor image is provided by the MPC8548 management processor via PCI. The MPC8548 monitors the Cavium boot status and has the ability to try alternate boot images if the current one fails.

The CN5860 processor is designed such that another PCI device can initialize its memory interface, copy code over PCI into its local memory space, and then write a boot release register.

3.2.1 CN5860 Boot Over PCI

The PCI bus is configured to run at 66 MHz in 64-bit conventional PCI mode. On power-up, the CN5860 processor's 16 internal cores are held in reset. The MPC8548 management processor performs the following steps:

- 1. Initialize the CN5860 RAM.
- 2. Copy the CN5860 U-boot to the CN5860 RAM.
- 3. Copy boot code to the reset vector to jump to the U-boot code in RAM.
- 4. Release the CN5860 processor cores from reset.
- 5. Receive return codes from the CN5860 that indicate any boot or POST errors and take the appropriate action.

The management processor (MPC8548) monitor implements a utility to load non-volatile memory redundant U-boot images for the CN5860 processors. The utility tags each copy as primary or secondary.

The U-boot command "oct_moninit" can be used to program a binary boot image for the Octeon processors into the boot flash device of the management CPU. The management processor will use this image to start up the Octeon processors.

Syntax:

```
oct_moninit [.<image-number>] <octeon-processor> <image-address>
```

Parameters

```
image-number (1 or 2)
```

Specifies whether to program the primary or backup image. If omitted, both images will be updated.

```
octeon-processor (1 or 2)
```

Specifies which Octeon processor's image is to be updated.

```
image-address
```

Address of the binary image after loading it in memory. (e.g. via TFTP)

3.2.2 Cavium Reset

Each CN5860 can be reset independently of the other processor without affecting its operation. This task is performed by the MPC8548 management processor.




Figure 3-2 CN5860 Reset Diagram

3.3 Cavium Ethernet

The Ethernet address for your board is a unique identifier on a network. The address consists of 48 bits (MAC [47:0]) divided into two equal parts. The upper 24 bits define a unique identifier that has been assigned to Artesyn Embedded Technologies - Embedded Computing by IEEE. The lower 24 bits are defined by Artesyn for identification of each of our products.

The Ethernet address for the ATCA-9305 is a binary number referenced as 12 hexadecimal digits separated into pairs, with each pair representing eight bits. The address assigned to the ATCA-9305 has the following form:

00 80 F9 xx yy zz

00 80 F9 is Artesyn's identifier. The last three bytes of the Ethernet address consist of the port (one byte); 0x99(SPI 1), 0x9A (SPI 2), 0x9B (SPI 3), or 0x9C (SPI 4), followed by the serial number (two byte hexadecimal). The ATCA-9305 Cavium has been assigned the Ethernet address range 00:80:F9:99:00:00 to 00:80:F9:9C:FF:FF. The format is shown in Table 3-4.

Table 3-4 Ethernet Port Address

Offset	MAC	Description	Ethernet Identifier (hex)
Byte 5	15:0	LSB of (serial number in hex)	-
Byte 4		MSB of (serial number in hex)	-
Byte 3	23:16	SPI 1	0x99
		SPI 2	0x9A
		SPI 3	0x9B
		SPI 4	0x9C
Byte 2	47:24	Assigned to Artesyn by IEEE	0xF9
Byte 1			0x80
Byte 0			0x00

The last two bytes, MAC[15:0], are calculated from the serial number stored in the Cavium EEPROM. This corresponds to the following formula: n-1000, where n is the unique serial number assigned to each board. So if an ATCA-9305 serial number is 1032, the calculated value is 32 (20_{16}), and the default Ethernet port addresses are:

- Cavium 1 SPI 1 MAC address is: 0x00 0x80 0xF9 0x99 0x00 0x20
- Cavium 1 SPI 2 MAC address is: 0x00 0x80 0xF9 0x9A 0x00 0x20
- Cavium 2 SPI 1 MAC address is: 0x00 0x80 0xF9 0x9B 0x00 0x20
- Cavium 2 SPI 2 MAC address is: 0x00 0x80 0xF9 0x9C 0x00 0x20

3.4 Cavium Monitor

The primary function of the monitor software is to transfer control of the hardware to the user's application. Secondary responsibilities include:


- low-level initialization of the hardware
- diagnostic tests
- low-level monitor commands/functions to aid in debug

3.4.1 Start-up Display

At power-up or after a reset, the Cavium monitor runs diagnostics and reports the results in the start-up display, see an example in Figure 3-3. During the power-up sequence, the monitor configures the board according to the environment variables (see MPC8548 Environment Variables on page 260). If the configuration indicates that autoboot is enabled, the monitor

attempts to load the application from the specified device. If the monitor is not configured for autoboot or a failure occurs during power-up, the monitor enters normal command-line mode. The monitor command prompt in Figure 3-3 is the result of a successful hardware boot of the ATCA-9305.

Figure 3-3 Example Cavium CN5860 Monitor Start-up Display





There will be either a 1 or 2 in front of the monitor prompt indicating which Cavium processor is prompting.

3.4.2 Power-up/Reset Sequence

The Cavium CN5860 processor follows the boot sequence in Figure 3-4 before auto-booting the operating system or application software. At power-up or board reset, the monitor performs hardware initialization, diagnostic routines, autoboot procedures, and if necessary, invokes the command line. See Table 3-6 for default Cavium environment variables settings.

Power-up or Reset **U-Boot Monitor** Default Board Initialization **U-Boot Monitor** PCI Monarch, Enumerate **U-Boot Monitor** Configure Ethernet Switch Înitialize IPMC **Execute POST Boot Caviums** Boot Cavium processor according to configuration parameters **U-Boot Monitor** Start Autoboot Sequence (Boot Operating System) Operating System Boot Boot OS image according to configuration parameters

Figure 3-4 Power-up/Reset CN5860 Boot Sequence Flowchart

3.4.3 Diagnostic Tests During Power-up and Reset

The Cavium monitor diagnostic tests can be executed during power-up or invoked from the monitor's command prompt. This is accomplished by changing the state of the monitor configuration parameters that define power-up and reset diagnostics mode. If the powerondiags parameter is set to "on", the monitor invokes the diagnostic tests after a reset of the hardware. Results are displayed to the console including whether the test passed or failed.

3.4.3.1 POST Diagnostic Results

The ATCA-9305 Power-On Self-Test (POST) diagnostic results are stored as a 32-bit value in memory accessible by the management console at location 0x80080A6C (where 0x80080A6C is a 8548 or an Octeon address). Each bit indicates the result of a specific test, so this field can store the results of up to 32 diagnostic tests. Table 3-5 assigns the bits to specific tests.

Table 3-5 POST Diagnostic Results-Bit Assignments

Bit	Diagnostic Test	Description	Value
0-1	Reserved		
2	DRAM	Verify address and data lines are intact	0 Passed the test
3	Cavium BIST	-	1 Failure detected
4	I ² C	Verify all local I ² C devices are connected to the I ² C bus	
5-31	Reserved		

3.4.4 Cavium Environment Variables

The following table lists the standard Cavium environment variables:

Table 3-6 Standard Cavium Environment Variables

Variable	Default Value	Description
baudrate	115200	Console port baud rate
		Valid rates: 9600, 14400, 19200, 38400, 57600, 115200

Table 3-6 Standard Cavium Environment Variables (continued)

Variable	Default Value	Description	
bootcmd	пп	Command to execute when auto-booting or executing the 'bootd' command	
bootdelay	0	Choose the number of seconds the Monitor counts down before booting user application code	
		Valid options: time in seconds, -1 to disable autoboot	
bootfile	" "	Path to boot file on server (used with TFTP)—set this to "path/file.bin" to specify filename and location of the file to load.	
ethaddr	undefined	SPI 1 MAC address	
eth1addr	undefined	SPI 2 MAC address	
ethact	octspi0	Specifies Ethernet port to use	
gatewayip	0.0.0.0	Select the network gateway machine IP address	
hostname	none	Target hostname	
ipaddr	0.0.0.0	Board IP address	
loadaddr	0x20000000	Define the address to download user application code (used with TFTP)	
netmask	0.0.0.0	Board sub-network mask	
powerondiags	off	Turns POST diagnostics on or off after power-on/reset Valid options: on, off	
rootpath	eng/	Path name of the NFS' server root file system	
serial#	XXXXX	Board serial number	
serverip	0.0.0.0	Boot server IP address	
stderr	serial	Sets the standard destination for console error reporting	
		Valid options: serial, pci	
stdin	serial	Sets the standard source for console input	
		Valid options: serial, pci	
stdout	serial	Sets the standard destination for console output	
		Valid options: serial, pci	

Table 3-6 Standard Cavium Environment Variables (continued)

Variable	Default Value	Description
spi_num_ports	undefined	Defines the number logical ports per SPI interface. Possible values are 1 (default) and 16. If set to 16, additional logical network interfaces are generated named octspi0.1, octspi0.2, octspi0.15 and octspi1.1, octspi1.2,, octspi1.15 for logical ports 1 15 on SPI interface 0 and 1 respectively. octspi0/octspi1 use port number 0.
		The commands eth_eg_map, eth_ig_map and eth_map_show are available in the 16-port configuration for mapping ports to ethernet VLANs and vice versa.

3.5 Memory

The processor complex supports DDR2 Synchronous DRAM (SDRAM) and Reduced Latency DRAM (RLDRAM) memory devices. SCP variants do not support RLDRAM.

3.5.1 DDR2 SDRAM

The ATCA-9305 supports up to 16 gigabytes of 144-bit wide DDR2 SDRAM per processor complex. The SDRAM interface clock speed frequency is up to 400 MHz. The four low-profile, dual-inline memory modules (buffered DIMM) are installed in 240-pin very low profile (VLP) sockets to reduce board density and routing constraints. A 2 KB EEPROM on the DIMM provides the serial presence detection (SPD). On-card SDRAM occupies physical addresses from 0,0000,0000,0000₁₆ to 0,0003,FFFF,FFFF₁₆.

Each processor memory bus is operating in 144-bit mode. Error-correcting Code (ECC) is performed on the memory bus so that the CN5860 detects all double-bit errors, multi-bit errors within a nibble, and corrects all single-bit errors.

3.5.2 RLDRAM

Each CN5860 supports 256 MB Common I/O (CIO) RLDRAM operating up to 400 MHz (depends on the processor speed). The Micron RLDRAM II is organized as 32Mx18x8 internal banks. The DDR I/O interface transfers two data words per clock cycle. Output data is referenced to the free-running output data clock. Read and write accesses to the RLDRAM are burst-oriented. RLDRAM is accessed by using Cavium-specific instructions which operate on MIPS Coprocessor 2. SCP variants of the ATCA-9305 do not support RLDRAM.

3.5.3 I^2C EEPROM

Each Cavium processor complex has one user EEPROM device for parameter storage located on the I²C bus, address 0xA8. The I²C bus for each processor is completely independent from the other CN5860 processor and MPC8548 processor I²C buses. The Atmel two-wire serial EEPROM on each CN5860 processor I²C interface consists of the Serial Clock (SCL) input and the Serial Data (SDA) bidirectional lines.

Table 3-7 Cavium NVRAM Memory Map

Address Offset (hex)	Description	Window Size (bytes)
0x1E00-0x1FFF	Monitor parameters	256
0x0000-0x1D36	User defined	79F

3.5.4 Flash, 512 KB x 8

The 512 KB of 32-pin PLCC socketed flash starts at physical address 1D46,0000 $_{16}$ and is used for Engineering code. The StrataFlash features high-performance fast asynchronous access times, low power, and flexible security options.

3.5.5 Flash, 4 MB x 16

The 4 MB soldered NOR flash starts at physical address 1D05,0000₁₆. The 32-Mbit device provides CN5860 code storage and non-volatile memory.

3.6 StratixGX Interconnect

The Altera StratixGX FPGA provides the high-speed SPI-4.2 interconnect. Each complex has dual SPI-to-XAUI bridges connected to the XAUI Ethernet switch ports.

3.6.1 PLD Registers

The FPGA bridge is located at address 0x1D030000. Use the following registers to access the XAUI to SPI bridge configuration registers.



PLD registers information can be requested via sales/marketing office.

3.6.1.1 Data Registers

Table 3-8 Data 31:24 (0x0)

Bits	R/W	Function
7	R/W	Data 31
6	R/W	Data 30
5	R/W	Data 29
4	R/W	Data 28
3	R/W	Data 27
2	R/W	Data 26
1	R/W	Data 25
0	R/W	Data 24

Cavium Processor Complex

Table 3-9 Data 23:16 (0x1)

Bits	R/W	Function
7	R/W	Data 23
6	R/W	Data 22
5	R/W	Data 21
4	R/W	Data 20
3	R/W	Data 19
2	R/W	Data 18
1	R/W	Data 17
0	R/W	Data 16

Table 3-10 Data 15:8 (0x2)

Bits	R/W	Function
7	R/W	Data 15
6	R/W	Data 14
5	R/W	Data 13
4	R/W	Data 12
3	R/W	Data 11
2	R/W	Data 10
1	R/W	Data 9
0	R/W	Data 8

Table 3-11 Data 7:0 (0x3)

Bits	R/W	Function
7	R/W	Data 7
6	R/W	Data 6
5	R/W	Data 5
4	R/W	Data 4
3	R/W	Data 3

Table 3-11 Data 7:0 (0x3) (continued)

Bits	R/W	Function
2	R/W	Data 2
1	R/W	Data 1
0	R/W	Data 0

3.6.1.2 Address Registers

Table 3-12 Address 9:8 (0x4)

Bits	R/W	Function
7	-	Reserved
6	-	
5	-	
4	-	
3	-	
2	-	
1	R/W	Address 9
0	R/W	Address 8

Table 3-13 Address 7:0 (0x5)

Bits	R/W	Function
7	R/W	Address 7
6	R/W	Address 6
5	R/W	Address 5
4	R/W	Address 4
3	R/W	Address 3
2	R/W	Address 2
1	R/W	Address 1

Table 3-13 Address 7:0 (0x5) (continued)

Bits	R/W	Function
0	R/W	Address 0

3.6.1.3 Control Register

The write only Control register performs two functions:

- Writing a value of 0x01 causes the contents of the Data registers to be written to the FPGA bridge at the location specified by the Address registers.
- Writing a value of 0x02 causes the contents of the Data registers to be overwritten by the contents of the FPGA bridge at the location specified by the Address registers.



Writing any other value to the Control register will be ignored.

Table 3-14 Control (0x6)

Bits	R/W	Function
7	-	Reserved
6	-	
5	-	
4	-	
3	-	
2	-	
1	W	Read
0	W	Write

3.6.1.4 Version Register

This read-only register tracks the PLD versions. The version is hard coded in the PLD and changes with every released code change. Version starts at 01₁₆.

Table 3-15 Version (0x7)

Bits	R/W	Function
7	R	0x01
6	R	
5	R	
4	R	
3	R	
2	R	
1	R	
0	R	

3.6.1.5 Scratch Register

All registers in this range act as the same register.

Table 3-16 Scratch (0x8-0x3F)

Bits	R/W	Function
7	R/W	
6	R/W	
5	R/W	
4	R/W	
3	R/W	
2	R/W	
1	R/W	
0	R/W	

Read Example:

To read the FPGA bridge SPI_COMMAND register at 0x204, use the following commands.

Set address bits 9:8.

=>write64b 1d030004 02

Set address bits 7:0.

=>write64b 1d030005 04

Perform a read.

=>write64b 1d030006 02

Display the results.

=>read641 1d030000

Write Example:

To write to the FPGA bridge MAC_CMD_CFG register at 0x00C, use the following commands.

Set data bits 31:24.

=>write64b 1d030000 a9

Set data bits 23:16.

=>write64b 1d030001 b8

Set data bits 15:8.

=>write64b 1d030002 c7

Set data bits 7:0.

=>write64b 1d030003 d6

Set address bits 9:8.

=>write64b 1d030004 00

Set address bits 7:0.

=>write64b 1d030005 0c

Perform a write.

=>write64b 1d030006 01

3.7 Headers and Connectors

3.7.1 COP/JTAG Headers

The CN5860 processor complex uses headers J1 and J15 for debug.

Table 3-17 CN5860 Processor COP/JTAG Headers

Pin	J1 (processor 2)	J15 (processor 1)
1	P2_ETRST*	P1_ETRST*
2	ground	ground
3	P2_TDI	P1_TDI
4	ground	ground
5	P2_ETDO	P1_ETDO
6	ground	ground
7	P2_TMS	P1_TMS
8	ground	ground
9	P2_TCK	P1_TCK
10	ground	ground
11	P2_EJTAG_RST	P1_EJTAG_RST
12	key (pin not installed)	key (pin not installed)
13	P2_EJTAG_DINT	P1_EJTAG_DINT
14	P2_COP_PWR (3.3V)	P1_COP_PWR (3.3V)

3.7.2 Console Serial Ports

Connectors P6 (processor P1) and P5 (processor P2) access the CN5860 processors for Engineering debug use only. The supported baud rates for these ports operate at 9600, 14400, 19200, 38400, 57600, and 115200 bps. (The default rate is 115200 bps.)

Table 3-18 CN5860 Processor Debug Headers

Pin	P6	P5
1	no connect	no connect
2	P1_SER1_RXD	P2_SER1_RXD
3	P1_SER1_TXD	P2_SER1_TXD
4	no connect	no connect
5	signal ground	signal ground
6-7	shield	signal ground

Management Complex

4.1 MPC8548 Processor

The ATCA-9305 management complex is comprised of the Freescale MPC8548 processor, CPLD, SDRAM, flash, I²C EEPROM, Real-time Clock, and PCI bus interface. Board power-up, booting and monitoring the Cavium processors, PCI bus arbitration, interrupt servicing, memory persistence functionality, and other board level management tasks are implemented using the MPC8548 processor. The MPC8548 stores the Cavium operating system and monitor code in its local memory and then uses the boot over PCI functionality to bring up the Cavium processor complexes. The CPLD registers are described in Chapter 5, *Management Processor CPLD*. See Chapter 9, *Management Processor Monitor* for the Management Processor Monitor.

The management complex connects to the Broadcom Ethernet switch via a 1000BASE-T Ethernet port. This connection uses the TSEC2 interface operating in SGMII mode. See Chapter 6, Ethernet Interface, on page 129.




Figure 4-1 MPC8548 Management Processor Complex Block Diagram

The MPC8548 processor has the following features:

Table 4-1 MPC8548 Features

Feature	Description
L1 Cache	32-kilobyte data and instruction caches with parity protection, 32-byte line, eight-way set associative
L2 Cache	512 kilobytes, eight-way set associative
CPU Core Speed	1 GHz with a 400 MHz DDR2 bus
DDR2 Memory Controller	64-bit data interface, four banks of memory supported (each up to 4 GB), full ECC support
Dual I2C Controllers	Two-wire interface, master or slave I ² C support
Boot Sequencer	Loads configuration data from serial ROM at reset via the I ² C interface
Ethernet	Four 10/100/1000 enhanced three-speed controllers (eTSECs), full-/half-duplex support, MAC address recognition
Local Bus Controller (LBC)	DDR2 SDRAM memory controller, General Purpose Chip Select Machine (GPCM), three User-Programmable Machines (UPM), eight chip selects support eight external slaves
PCI	64-bit, PCI 2.2 compatible
PCI Express	Single x4 PCIe high-speed interconnect, complies with PCI Express™ Base Specification Revision 1.0a
JTAG	Complies with IEEE Std. 1149.1

For more detailed information, reference the *Freescale MPC8548E PowerQUICC™ III Integrated Processor Family Reference Manual.*

4.1.1 MPC8548 Memory Map

The monitor can boot from either the soldered flash (Bank 1, default) or the socketed PLCC device. Based on the configuration header (see *Configuration Header* on page 61) either the socketed device or soldered flash is mapped to the boot bank at FFF8, 000016, see Figure 4-2. Information on particular portions of the memory map can be found in later sections of this manual, see Table 4-2.

Figure 4-2 MPC8548 Memory Map

Address Rang	e	
FFFF,FFFF	Boot Window (512 KB)	
FFF0,0000	200t Wildow (012 N2)	
FFEF,FFFF	Reserved (7.5 MB)	
FF80,0000	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
FF7F,FFFF	MPC8548 CCSRBAR (1 MB)	
FF70,0000	` ,	
FF6F,FFFF	Reserved (46 MB)	
FC88,0000 FC87,FFFF		
	Socketed Flash, optional (512 KB)	
FC7F,FFFF		
	Reserved (3.5 MB)	
FC48,0000 FC47,FFFF		
	CPLD Registers (512 KB)	
FC40,0000 FC3F,FFFF		
FC11,0000	Reserved (2.9 MB)	
FC10.FFFF		
FC10,0000	LPC Interface (64 KB)	
FC0F,FFFF		
FC00,8000	Reserved (992 KB)	
FC00,7FFF	NAND Fleet (22 KD)	
FC00,0000	NAND Flash (32 KB)	
FBFF,FFFF	Reserved (64 MB)	
F800,0000	Reserved (64 MD)	
F7FF,FFFF	Soldered Flash Bank 4 (32 MB)	
F600,0000	Soldered Flash Ballk 4 (32 MB)	
F5FF,FFFF	Soldered Flash Bank 3 (32 MB)	
F400,0000	Goldered Flash Bank G (GZ MB)	
F3FF,FFFF	Soldered Flash Bank 2 (4 MB)	
F3C0,0000	CO.SOFOST ROST DELIKE (T IND)	
F3BF,FFFF	Soldered Flash Bank 1 (4 MB)	
F380,0000		
F0FF,FFFF	PCI Express I/O (16 MB)	
F000,0000		
EFFF,FFFF	PCI Express (256 MB)	
DFFF,FFFF	, , , , , , , , , , , , , , , , , , , ,	
	PCI (1.5 GB)	
8000,0000 7FFF,FFFF	SDRAM DDR2 (2 GB)	
0000,0000		

He	x Addres	s
ΓEΛ	240.00DC	Serial IRQ Interrupt 2
ř		Serial IRQ Interrupt 1
	C40,00D8	LPC Data
-	C40,00D4	LPC Bus Control
	C40,00D0	IPMP/IPMC GPIO Control
	C40,0088	Cavium GPIO Data Input
	C40,0084	Cavium GPIO Data Output
	C40,0080	Cavium GPIO Control
	C40,0080	Altera JTAG Software Control
	C40,0078	Cavium 2 Clock Divisor Control
	C40,0074	Cavium 1 Clock Divisor Control
	C40,0076	RTM Control
	C40,0064	RTM GPIO Control
	C40,0064	RTM GPIO State
	C40,0054	Miscellaneous Control
	C40,0054	Boot Device Redirection
	C40,0030	Scratch #1
	C40,0040	Reset Command Sticky #2
	C40.0038	Reset Command Sticky #1
	C40,0034	Reset Command #5
	C40,0030	Reset Command #4
	C40.002C	Reset Command #3
	C40.0028	Reset Command #2
	C40,0024	Reset Command #1
	C40.0020	Reset Event
	C40,001C	LED
	C40,0018	Jumper Setting
	C40.0014	reserved
	C40.0010	Hardware Configuration 0
	C40,000C	PLL Configuration
	C40,0008	PLD Version
	C40,0004	Hardware Version
ι .	C40.0000	Product ID

Table 4-2 MPC8548 Address Summary

Hex Physical Address	Access Mode	Register Description	See Page
FFF8,0000	R/W	Boot window (512 KB)	_
FF80.0000	-	reserved (7.5 MB)	
FF70,0000	R/W	MPC8548 CCSRBAR (1MB)	-
FC88,0000	-	reserved (46 MB)	
FC80,0000	R/W	Socketed flash, optional (512 KB)	99
FC48,0000	-	reserved (3.5 MB)	
FC40,00DC0	R/W	Serial IRQ Interrupt 2	127
FC40,00D8	R/W	Serial IRQ Interrupt 1	126
FC40,00D4	R/W	LPC Data	126
FC40,00D0	R/W	Low Pin Count (LPC) Bus Control	125
FC40,008C	R/W	IPMP/IPMC GPIO Control	125
FC40,0088	R/W	Cavium GPIO Data Input	124
FC40,0084	R/W	Cavium GPIO Data Output	123
FC40,0080	R/W	Cavium GPIO Control	123
FC40,0078	R/W	Altera JTAG Chain Software Control	122
FC40,0074	R/W	Cavium 2 C_MUL Clock Divisor Control	121
FC40,0070	R/W	Cavium 1 C_MUL Clock Divisor Control	120
FC40,0068	R/W	RTM Control	120
FC40,0064	R/W	RTM GPIO Control	119
FC40,0060	R/W	RTM GPIO State	119
FC40,0054	R/W	Miscellaneous Control (SIO, I2C, Test Clock)	117
FC40,0050	R/W	Boot Device Redirection	116
FC40,0040	R/W	Scratch #1	-
FC40,003C	R/W	Reset Command Sticky #2	116
FC40,0038	R/W	Reset Command Sticky #1	115

Management Complex

Table 4-2 MPC8548 Address Summary (continued)

Hex Physical Address	Access Mode	Register Description	See Page
FC40,0034	W	Reset Command #5	114
FC40,0030	W	Reset Command #4	114
FC40,002C	W	Reset Command #3	113
FC40,0028	W	Reset Command #2	112
FC40,0024	W	Reset Command #1	112
FC40,0020	R/W	Reset Event	111
FC40,001C	R/W	LED	110
FC40,0018	R/W	Jumper Setting	109
FC40,0014	-	reserved	-
FC40,0010	R/W	Hardware Configuration 0	109
FC40,000C	R/W	PLL Configuration	108
FC40,0008	R/W	PLD Version	108
FC40,0004	R/W	Hardware Version	107
FC40,0000	R/W	Product ID (CPLD 512 KB)	106
FC11,0000		reserved (2.9 MB)	
FC10,0000	R/W	LPC Interface (64 KB)	97
FC00,8000	-	reserved (992 KB)	
FC00,0000	R/W	NAND flash (32 KB)	100
F800,0000	-	reserved (64 MB)	
F600,0000	R/W	Soldered flash bank 4 (32 MB)	99
F400,0000	R/W	Soldered flash bank 3 (32 MB)	99
F080,0000	-	reserved (56 MB)	
F3C0,0000	R/W	Soldered flash bank 2 (4 MB)	99
F380,0000	R/W	Soldered flash bank 1 (4 MB)	99
F000,0000	R/W	PCI Express I/O space (16 MB)	101
E000,0000	R/W	PCI Express (256 MB)	101
8000,0000	R/W	PCI (1.5 GB)	100

Table 4-2 MPC8548 Address Summary (continued)

Hex Physical Address	Access Mode	Register Description	See Page
0000,0000	R/W	SDRAM DDR2 (2 GB)	99

4.1.2 Chip Selects

The MPC8548 memory controller functions as a chip select (CS) generator to access on-board memory devices. In order to select one device over another, the following chip selects have been established.

Table 4-3 Device Chip Selects

Pin	Signal	
0	Boot bank ¹	
1	Soldered flash boot bank 1 (default)	
2	Soldered flash boot bank 2	
3	Socketed flash (optional)	
4	KSL CPLD registers	
5	NAND flash	
6	Soldered NOR flash boot banks 3 and 4	
7	LPC interface	
Boot bank can be either socketed flash, flash 1, or flash 2; depending on the jumper setting (see Figure 2-11).		




Figure 4-3 MPC8548 Reset Diagram

4.2 Memory

The memory devices in the management complex consist of:

- 1 GB DDR2 SDRAM
- 512 KB socketed flash
- 8 MB soldered NOR flash (two redundant banks of 4 MB each)
- 1 GB soldered NAND flash (optional)
- 512 Mb or 64 MB soldered NOR flash

4.2.1 SDRAM

This is a specialized, socketed, 200-pin, small outline, clocked, dual in- line, memory module (SO-CDIMM). It provides Error-correcting Code (ECC) on the SDRAM memory bus operating at 200 MHz. The MPC8548 detects all double-bit errors, multi-bit errors within a nibble and corrects all single-bit errors.

The 128M X 72 DDR2 SDRAM is a high-density, un-buffered SO-CDIMM. This module consists of nine 128x8-bit with eight banks DDR2 SDRAMs, a zero delay phase-lock loop (PLL) clock, and a 2 KB serial presence detect (SPD) EEPROM. The SDRAM starts at physical address $0000,0000_{16}$

4.2.2 Flash

There are several flash devices on the local bus interfacing the CPLD and MPC8548 processor. The four soldered flash banks are labeled 1 through 4:

- Banks 1 and 2 are the MPC8548 U-boot banks (see "4M"). These boot banks are used in the boot redirection scheme, see "BOOT DEVICE REDIRECTION (BDR)."
- Banks 3 and 4 are physically one device, but appear in the software as two banks of 32 MB (see "64 MB"). These are for general purpose storage.

4.2.2.1 512 KB

The 512 KB of 32-pin PLCC socketed flash starts at physical address FC80,0000₁₆ and is used for Engineering code. The StrataFlash (P33) features high-performance fast asynchronous access times, low power, and flexible security options.

4.2.2.2 4M

The two 4 MB soldered flash devices are used for MPC8548 boot code. This redundant bank configuration allows booting from either bank in case of corruption in one bank. See *BOOT DEVICE REDIRECTION (BDR)* on page 194. The SST NOR flash devices are organized as 4Mx8 in a dual-bank architecture for concurrent read/write operation with hardware and software data protection schemes. These devices start at physical addresses F380,0000 $_{16}$ (boot bank 1) and F3C0,0000 $_{16}$ (boot bank 2).

4.2.2.3 1 GB(optional)

The ATCA-9305 uses 1 GB of M-Systems DiskOnChip (mDOC H3) NAND flash starting at physical address $FC00,0000_{16}$ for non-volatile RAM storage and True Flash File System (TFFS). This memory incorporates an embedded flash controller and memory, and includes hardware protection and security-enabling features, an enhanced programmable boot block enabling eXecution In Place (XIP) functionality using 16-bit access, user-controlled One Time Programmable (OTP) partitions, and 6-bit Error Detection Code/Error Correction Code (EDC/ECC).

4.2.2.4 64 MB

The 64 MB soldered NOR flash starts at physical address F400,0000₁₆ (bank 3). The 64-Mbit P33 device provides CN5860 code storage and non-volatile memory.

4.3 **PCI**

The MPC8548 performs all the functions of a PCI host and monarch, and handles all arbitration and enumeration functions. PCI starts at physical address 8000,0000₁₆.

The PCI bus connects to both Cavium processors, the MPC8548 processor and the Broadcom Ethernet switch, see Table 4-4. All of the devices on the PCI bus can operate at 66 MHz and perform 64-bit transactions in conventional PCI mode except for the Broadcom switch. The switch has a 32-bit PCI bus.

The MPC8548 stores the Cavium CN5860 operating system and monitor code in local memory and then uses the boot over PCI functionality to bring up the CN5860 processor complexes.

Table 4-4 PCI Device Interrupts and ID Assignments

PCI Device	Interrupt	IDSEL
Cavium processor 1	IRQ6	PCI_AD11
Cavium processor 2	IRQ5	PCI_AD12
Ethernet switch	IRQ4	PCI_AD13
MPC8548	-	PCI_AD14

4.3.1 PCI Express

The four lane PCIe routes between the MPC8548 and the optional rear transition module (zone 3 connector). PCIe starts at physical address $E000,0000_{16}$.

4.4 I²C INTERFACE

The I^2C interface consists of the MPC8548 initialization EEPROM, user (storage) NVRAM, SO-CDIMM, and the Real-time Clock (RTC). The two Atmel two-wire serial EEPROMs on the I^2C interface consist of the Serial Clock (SCL) input and the Serial Data (SDA) bidirectional lines.

Table 4-5 I²C Device Addresses

I ² C Device	Address
MPC8548 Initialization (EEPROM-2)	0xA0
User NVRAM (EEPROM-1)	0xA2
DDR2 SDRAM (SO-CDIMM)	0xA4
M41T00 RTC	0xD0

Management Complex

The two EEPROMs store non-volatile information such as board, monitor, and operating system configurations as well as customer specific items.

Table 4-6 MPC8548 NVRAM Memory Map

EEPROM	Address Offset (hex)	Description	Window Size (bytes)
EEPROM-1	0x1FF0-0x1FFF	Boot verify secondary area (monitor)	16
0xA2	0x1FE0-0x1FEF	Boot verify primary area (monitor)	16
(write	0x1EE0-0x1FDF	Operating system parameters (monitor)	256
protected)	0x0000-x1EDF	User defined	7903
EEPROM-2	0x0900-0x1FFF	Artesyn reserved area	5887
0xA0 (write protected)	0x0800-0x08FF	Miscellaneous	256
	0x07F0-0x07FF	Power-on Self-test (POST)	16
protected)	0x0000-0x07EF	User defined	2032



Both EEPROMs are write-protected. Protection can be enabled or disabled via the Management Processor CPLD. See also *Miscellaneous Control* on page 117.

4.5 Management Processor Header and Serial Port

4.5.1 JTAG/COP Interface (optional)

The management complex uses header P2 for debug purposes.

Table 4-7 Serial Debug Connector, P2

Pin	Signal	Description
1	PQ_TDO	Test Data Output is the serial data output as well as test and programming data.
2	no connect	-
3	PQ_TDI	Test Data Input is the serial input pin for instructions as well as test and programming data.
4	DEBUG_TRST*	Test Reset input signal resets the test access port.
5	no connect	-
6	PQ_JTAG_PWR	3.3 volt power
7	PQ_TCK_R	Test Clock Input is the clock input to the boundary scan test (BST) circuitry.
8	no connect	_
9	PQ_TMS	Test Mode Select input pin provides the control signal to determine the transitions of the TAP controller state machine.
10	no connect	-
11	DEBUG_SRESET*	Soft Reset input signal indicates that the MPC8548 must initiate a System Reset interrupt.
12	ground	-
13	DEBUG_HRESET*	Hard Reset input signal indicates that a complete Power-on Reset must be initiated by the MPC8548.
14	no connect	-
15	PQ_CKSTP_OUT*	Checkstop Out indicates the MPC8548 has detected a checkstop condition and has ceased operation.
16	ground	-

4.5.2 Serial Debug Port

The console port for the management processor is accessible via the front panel mini-B USB connector P7. The supported baud rates for these ports operate at 9600, 14400, 19200, 38400, 57600, and 115200 bps.

Table 4-8 Serial Debug Connector, P7

Pin	Signal
1	no connect
2	PQ_CONSOLE_RX_C
3	PQ_CONSOLE_TX_C
4	no connect
5	signal ground
6	chassis ground
7	chassis ground

Management Processor CPLD

5.1 MPC8548 PLD Register Summary

The ATCA-9305 uses a Programmable Logic Device (PLD) to provide control logic for the local bus. The PLD implements various registers for reset, hardware, and LPC bus communication between the processors.

The PLD registers start at address FC40, 000016. As a rule, registers retain their values through all resets except for power-on and front panel reset. Table 5-1 lists the 8-bit PLD registers followed by the register bit descriptions.

Table 5-1 PLD Register Summary

Address Offset (hex)	Mnemonic	Register Name	See Page
0x00	PIDR	Product ID	106
0x04	HVR	Hardware Version	107
0x08	PVR	PLD Version	108
0x0C	PLLCR	PLL Configuration	108
0x10	HCR00	Hardware Configuration 0	109
0x18	JSR	Jumper Setting	109
0x1C	LEDR	LED	110
0x20	RER	Reset Event	111
0x24	RCR1	Reset Command #1	112
0x28	RCR2	Reset Command #2	112
0x2C	RCR3	Reset Command #3	113
0x30	RCR4	Reset Command #4	114
0x34	RCR5	Reset Command #5	114
0x38	RCRS1	Reset Command Sticky #1	115
0x3C	RCRS2	Reset Command Sticky #2	116
0x40	SCR1	Scratch #1 ¹	-
0x50	BDRR	Boot Device Redirection	116
0x54	MISC	Miscellaneous Control (SIO, I2C, Test Clock)	117

Table 5-1 PLD Register Summary (continued)

Address Offset (hex)	Mnemonic	Register Name	See Page
0x58	LFTR1	Low Frequency Timer 1	118
0x5C	LFTR2	Low Frequency Timer 2	118
0x60	RGSR	RTM GPIO State	119
0x64	RGCR	RTM GPIO Control	119
0x68	RTMCR	RTM Control	120
0x70	CMUL1	Cavium 1 C_MUL Clock Divisor Control	121
0x74	CMUL2	Cavium 2 C_MUL Clock Divisor Control	121
0x78	JTAG	Altera JTAG Chain Software Control	122
0x80	CGCR	Cavium GPIO Control	123
0x84	CGDO	Cavium GPIO Data Out	123
0x88	CGDI	Cavium GPIO Data In	124
0x8C	IGCR	IPMP/IPMC GPIO Control	125
0xD0	LPC1	Low Pin Count (LPC) Bus Control	125
0xD4	LPCD	LPC Data	126
0xD8	SIRQI1	Serial IRQ Interrupt 1 [15:8]	126
0xDC	SIRQI2	Serial IRQ Interrupt 2 [7:0]	127
Scratch 1 (0x40)	is a read/write regist	er for storage only.	:

5.1.1 Product ID

This read-only register identifies the board as ATCA-9305, and is used for PLD coding.

Table 5-2 Product ID (0x00)

Bits	Function	Description
7	CAVF1	Cavium Frequency 1
6	CAVF0	Cavium Frequency 0

Table 5-2 Product ID (0x00) (continued)

Bits	Function	Description
5	0	Product ID
4	0	
3	0	
2	0	
1	HC1	Hardware Configuration 1
0	HC0	Hardware Configuration 0

5.1.2 Hardware Version

This read-only register tracks hardware revisions.

Table 5-3 Hardware Version (0x04)

Bits	Function	Description
7	0	
6	0	
5	0	
4	0	
3	HVN (3)	Hardware Version Number is hard coded in the PLD and changes
2	HVN (2)	with every major PCB artwork version. Version starts at 00 ₁₆ .
1	HVN (1)	י אכו זוטון זנמונז מני טטן 6.
0	HVN (0)	

5.1.3 PLD Version

This read-only register tracks PLD revisions.

Table 5-4 PLD Version (0x08)

Bits	Function	Description
7	0	This is hard coded in the PLD and changes with every released code change. Version starts at 00 ₁₆ .
6	0	
5	0	
4	0	
3	0	
2	0	
1	0	
0	0	

5.1.4 PLL Reset Configuration

Write to this register to reconfigure the SYSCLK to CCB clock ratio and the CCB to CORE clock ratio using valid values from the MPC8548E PowerQUICC[™] III Integrated Processor Family Reference Manual. The changes take affect when the processor is reset (for example, the software hard reset command or watchdog timer expires). Default values are restored when the board is power-cycled, front panel reset is pressed, or receives a PCI reset that was not the result of the MPC8548 software initiating a PCI RSTOUT command.

Table 5-5 PLL Reset Configuration (0x0C)

Bits	Function	Description
7	reserved	
6	CCCB2	CCB2 to CORE clock ratio
5	CCCB1	CCB1 to CORE clock ratio
4	CCCB0	CCB0 to CORE clock ratio
3	CCBSYS3	SYSCLOCK3 to CCB clock ratio
2	CCBSYS2	SYSCLOCK2 to CCB clock ratio

Table 5-5 PLL Reset Configuration (0x0C) (continued)

Bits	Function	Description
1	CCBSYS1	SYSCLOCK1 to CCB clock ratio
0	CCBSYS0	SYSCLOCK0 to CCB clock ratio

5.1.5 Hardware Configuration 0

The read-only HCRO allows the MPC8548 monitor software to easily determine specific hardware configurations, such as the processor clock and MPC8548 DDR memory.

Table 5-6 Hardware Configuration 0 (0x10)

Bits	Function	Description
7	0	
6	P33P	P33 (StrataFlash) is Present
5	RST_IND_CLR	Clear the Reset Indication to the IPMC controller
4	CAVF1	Cavium Frequency 1
3	CAVF0	Cavium Frequency 0
2	PQCF1	MPC8548 Core Frequency 1
1	PQCF0	MPC8548 Core Frequency 0
0	PQDDRF	MPC8548 DDR SDRAM Fast

5.1.6 Jumper Settings

These read-only bits may be read by software to determine the current jumper settings. See the jumper descriptions on Page No 61.

Table 5-7 Jumper Settings (0x18)

Bits	Function	Description
7	0	
6	0	
5	0	

Table 5-7 Jumper Settings (0x18) (continued)

Bits	Function	Description
4	SJ	Cavium Boot Flash Jumper 0 Installed, Cavium processors boot from soldered flash 1 Not installed, Cavium processors boot from socket
3	ВООТ	Boot PCI Jumper 0 Installed, boot from flash (socket or soldered per bit 4) 1 Not installed, boot over PCI from the MPC8548
2	REDIR	Boot Redirect Jumper 0 Installed, disables boot redirection 1 Not installed, enables boot redirection
1	IG ROM	Ignore SROM 0 Not installed, SROM is used for initialization (default) 1 Installed, disables SROM, uses default values in monitor code
0	BT SKT	Boot from Socket 0 Not installed, enables MPC8548 to boot from soldered flash (default) 1 Installed, enables MPC8548 to boot from socketed flash

5.1.7 LED

Writing a one to an LED bit lights that LED. During monitor power-up, the debug LEDs are used to display the software progress.

Table 5-8 LED (0x1C)

Bits	Function	Description
7	PQRED	MPC8548 red LED Lit on power-up and turned off when the monitor finishes boot up and Power-on Self Testing (POST)
6	PQGREEN	MPC8548 green LED
5	SWLEDCLK	Ethernet Switch LED Clock
4	SWLEDDAT	Ethernet Switch LED Data

Table 5-8 LED (0x1C) (continued)

Bits	Function	Description
3	DEBUGLED3	LED CR22
2	DEBUGLED2	LED CR21
1	DEBUGLED1	LED CR19
0	DEBUGLED0	LED CR18

5.1.8 Reset Event

This read-only register contains the bit corresponding to the most recent event which caused a reset. When power is first applied, the FP_PSH_BUTTN reset event is not latched into the Reset Event register, this is the Power-on Reset (POR) event. Front panel reset events which occur after power-up will be latched.



At power-up, the FRST_PWR_UP defaults to 1.

Table 5-9 Reset Event (0x20)

Bits	Function	Description
7	RTMPB	RTM push button
6	SHR	Software Hard Reset Set to 1 when the last reset was caused by a write to the Reset Command register
5	CPUHRR	CPU Hard Reset Request
4	COPSR	Set to 1 when a COP header or software-issued Soft Reset (SRESET) has occurred
3	COPHR	Set to 1 when a COP header Hard Reset (HRESET) has occurred
2	PAYR	Set to 1 when a Payload Reset from the IPMC has occurred
1	SBR	Software Board Reset Set to 1 when the IPMC software issued the board (payload) reset

Table 5-9 Reset Event (0x20) (continued)

Bits	Function	Description
0	FPPB	Front Panel Push Button (FP_PSH_BUTTN, POR_RST)

5.1.9 Reset Command 1

The write-only Reset Command 1 register forces one of several types of resets, as shown below. A reset sequence is first initiated by writing a one to a single valid bit, then the PLD performs that particular reset, and the bit is automatically cleared.

Table 5-10 Reset Command 1 (0x24)

Bits	Function	Description
7	WBR	Reset the Whole Board
6	PQCR	Reset the MPC8548 Complex
5	CAV1CR	Reset the Cavium CN5860 1 Complex
4	CAV2CR	Reset the Cavium CN5860 2 Complex
3	SWICR	Reset the switch BCM5680x Complex
2	I2C R	Reset the I2C on the MPC8548
1	RTMR	Reset the (optional) RTM
0	reserved	

5.1.10 Reset Command 2

The write-only Reset Command 2 register forces one of several types of MPC8548 resets, as shown below. A reset sequence is first initiated by writing a one to a single valid bit, then the PLD performs that particular reset, and the bit is automatically cleared.

Table 5-11 Reset Command 2 (0x28)

Bits	Function	Description
7	PQHR	MPC8548 Hardware Reset
6	PQSR	MPC8548 Software Reset

Table 5-11 Reset Command 2 (0x28) (continued)

Bits	Function	Description
5	PQDR	MPC8548 DDR SDRAM Reset
4	PQF	MPC8548 Flash reset
3	NANDR	MPC8548 NAND flash Reset
2	NANDWR	MPC8548 NAND flash Warm Reset
1	reserved	
0	reserved	

5.1.11 Reset Command 3

The write-only Reset Command 3 register forces one of several types of Cavium 1 resets, as shown below. A reset sequence is first initiated by writing a one to a single valid bit, then the PLD performs that particular reset, and the bit is automatically cleared.

Table 5-12 Reset Command 3 (0x2C)

Bits	Function	Description
7	CAV1R	Cavium 1 Reset
6	CAV1PR	Cavium 1 PCI Reset
5	CAV1DR	Cavium 1 DDR SDRAM Reset
4	CAV1F	Cavium 1 4 MB Flash (Cavium local bus) reset
3	CAV1M1	Cavium 1 MIP1 reset
2	CAV1M2	Cavium 1 MIP2 reset
1	reserved	
0	reserved	

5.1.12 Reset Command 4

The write-only Reset Command 4 register forces one of several types of Cavium 2 resets, as shown below. A reset sequence is first initiated by writing a one to a single valid bit, then the PLD performs that particular reset, and the bit is automatically cleared.

Table 5-13 Reset Command 4 (0x30)

Bits	Function	Description
7	CAV2R	Cavium 2 Reset
6	CAV2PR	Cavium 2 PCI Reset
5	CAV2DR	Cavium 2 DDR SDRAM Reset
4	CAV2F	Cavium 2 4 MB Flash (Cavium local bus) reset
3	CAV2M3	Cavium 2 MIP3 reset
2	CAV2M4	Cavium 2 MIP4 reset
1	reserved	
0	reserved	

5.1.13 Reset Command 5

The write-only Reset Command 5 register forces one of several types of BCM5680x Ethernet switch resets, as shown below. A reset sequence is first initiated by writing a one to a single valid bit, then the PLD performs that particular reset, and the bit is automatically cleared.

Table 5-14 Reset Command 5 (0x34)

Bits	Function	Description
7	SWIR	Switch Reset
6	TSEC1R	TSEC1 Ethernet to front panel PHY Reset
5	TSEC2R	TSEC2 Ethernet to switch PHY Reset
4	FPIR	FPI Ethernet to front panel PHY Reset
3	BCR	Ethernet dual PHY to backplane Base Channel reset
2	reserved	

Table 5-14 Reset Command 5 (0x34) (continued)

Bits	Function	Description
1	reserved	
0	reserved	

5.1.14 Reset Command Sticky #1

The read/write Reset Command Sticky #1 register forces one of several types of the group-complex resets, as shown below. A reset sequence is first initiated by writing a one to one or more bits, then the PLD performs that particular reset. The bit will persist until cleared.



The board powers down and powers back up when the Cavium processors power is back up (bits 0 or 1 are cleared).

Table 5-15 Reset Command Sticky #1 (0x38)

Bits	Function	Description
7	CAV1C	Cavium 1 Complex reset
6	CAV2C	Cavium 2 Complex reset
5	SWIC	Switch Complex reset
4	CAV1CF	Cavium 1 Complex 4MB Flash reset
3	CAV2CF	Cavium 2 Complex 4MB Flash reset
2	NANDF	NAND Flash reset
1	CAV2RPD	Reset and power down the Cavium 2 core
0	CAV1RPD	Reset and power down the Cavium 1 core

5.1.15 Reset Command Sticky #2

The read/write Reset Command Sticky #2 register forces one of several types of the PHY reset command, as shown below. A reset sequence is first initiated by writing a one to one or more bits, then the PLD performs that particular reset. The bit will persist until cleared.

Tabi	le 5-1	16 R	eset	Commana	Sticl	ky #2 ('0x3C)
------	--------	------	------	---------	-------	---------	--------

Bits	Function	Description
7	TSEC1R	TSEC1 Ethernet to front panel PHY Reset
6	TSEC2R	TSEC2 Ethernet to switch PHY Reset
5	FPIR	FPI Ethernet from switch to front panel PHY Reset
4	BCR	Ethernet dual PHY to backplane Base Channel Reset
3	MIP1	SPI to XAUI bridge #1 on Cavium 1
2	MIP2	SPI to XAUI bridge #2 on Cavium 1
1	MIP3	SPI to XAUI bridge #3 on Cavium 2
0	MIP4	SPI to XAUI bridge #4 on Cavium 2

5.1.16 Boot Device Redirection

The read/write Boot Device Redirection register (BDRR) allows the user to determine which of three boot devices the MPC8548 CPU is using as the boot device. Several bits also indicate which device was set as the initial boot device. The Boot Redirected bit is set to a 1 when the current boot device does not match the initial default boot device. This indicates to the user that the image in the default device was bad, the MPC8548 watch dog timer expired, and the next device was tried. The boot device redirection order is determined by IPMC. Reference the "Boot Device Diagram".

Table 5-17 Boot Device Redirection (0x50)

Bits	Function	Description
7	SELFRS	Self Refresh Started
6	BOOTSEL1	IPMC successful boot indication (BOARD_BOOTED)
5	reserved	

Table 5-17 Boot Device Redirection (0x50) (continued)

Bits	Function	Description
4	BSJ	Boot from Socket Jumper A shunt on J9 [1:2] selects the 512KB socketed ROM as the boot device, see Figure 2-11.
3	NFBS	Nand Flash Busy Signal
2	BDS	Active boot device is socket
1	BDF1	Active boot device is flash 2
0	BDF0	Active boot device is flash 1

5.1.17 Miscellaneous Control

This register includes two bits for manually toggling the MPC8548 I^2C bus.

Table 5-18 Miscellaneous Control (0x54)

Bits	Function	Description
7	P33WP	Write Protect disabled (default until the monitor boots) Write Protect enabled
6	SROM1WP	Write Protect disabled Write Protect enabled (default)
5	SROM0WP	Write Protect disabled Write Protect enabled (default)
4	FLASH1WP	Write Protect disabled (default until the monitor boots) Write Protect enabled
3	FLASH0WP	Write Protect disabled (default until the monitor boots) Write Protect enabled
2	NANDWP	0 Write Protect disabled 1 Write Protect enabled (default)
1	I2CSDA	I ² C Data line 0 Drive a 0 onto the I2C SDA line 1 Drive a 1 onto the I2C SDA line

Table 5-18 Miscellaneous Control (0x54) (continued)

Bits	Function	Description
0	I2CSCL	I ² C Clock line
		0 Drive a 0 onto the I2C SCL line
		1 Drive a 1 onto the I2C SCL line

5.1.18 Low Frequency Timer 1 and 2

Registers LFTR1 (0x58) and LFTR2 (0x5C) are timers. They determine how many $50\,\mu s$ intervals you want before the next interrupt on Cavium GPIO5.



Unless the frequency is set to 0, there is always one $50 \,\mu s$ interval. This is the reason for the register setting being 1 less than an even hundred, for example 199 rather than 200.

Table 5-19 Low Frequency Timer Settings

Frequency	Set Register	Comments
0	Off	Never interrupts
1 Hz	19999 (0x4E1F)	These frequencies require the use of both registers
10 Hz	1999 (0x7CF)	
100 Hz	199 (0xC7)	
1 KHz	19 (0x13)	
10 KHz	1	This equals two 50 is time units (default)

5.1.19 RTM GPIO State

This read-only register reads the current state of the GPIO pins.

Table 5-20 RTM GPIO State (0x60)

Bits	Function	Description
7	RTM_GPIO 7	Not used
6	RTM_GPIO 6	
5	RTM_GPIO 5	
4	RTM_GPIO 4	
3	RTM_GPIO 3	
2	RTM_GPIO 2	
1	RTM_GPIO 1	
0	RTM_GPIO 0	Reflects status of the "Link Alarm Status Interrupt" signal if ARTM-9305-6X10GE is connected.

5.1.20 RTM GPIO Control

This register sets the state of the GPIO pins. These signals are implemented as open collector signals.

Table 5-21 RTM GPIO Control (0x64)

Bits	Function	Description
7	RTM_GPIO 7	Not used
6	RTM_GPIO 6	
5	RTM_GPIO 5	
4	RTM_GPIO 4	
3	RTM_GPIO 3	
2	RTM_GPIO 2	
1	RTM_GPIO 1	
0	RTM_GPIO 0	Do not use if ARTM-9305-6X10GE is connected.

5.1.21 RTM Status

The RTM identification (ID) is determined by factory installed configuration resistors.

Table 5-22 RTM Control (0x68)

Bits	Function	Description
7	0	
6	0	
5	0	
4	RTMP	RTM is Present
3	RTMID0	RTM Identification bits 0:3
2	RTMID1	0000 = Test RTM (factory only)
1	RTMID2	1000 = 18GbE I/O RTM 1100 = 12GbE and 2x10GbE I/O RTM
0	RTMID3	0111 - ARTM-9305 6X10GB 1001 - ARTM-9305 Flash

5.1.22 Cavium 1 C_MUL Clock Divisor Control

Use the C_MUL1 register to reduce the speed of the Cavium CN5860 processor 1 core.



A CAUTION

Do not over-clock the Cavium frequency (bits 6:7 hard strapped).

Table 5-23 Cavium 1 C_MULL Clock Divisor Control (0x70)

Bits	Function	Description
7	CAVF	Cavium Frequency resistor set bit (read-only)
6		00 600
		01 750
		10 800
		11 reserved
5	CMULOE	C_MUL Output Enable
4	P1CMUL4	These bits drive directly to the Cavium 1. The core clock
3	P1CMUL3	speed is the number multiplied by 50 MHz. For example, the 800 MHz core is set to 16(0x10).
2	P1CMUL2	, ,
1	P1CMUL1	
0	P1CMUL0	

5.1.23 Cavium 2 C_MUL Clock Divisor Control

Use the C_MUL2 register to reduce the speed of the Cavium CN5860 processor 2 core.



A CAUTION

Do not over-clock the Cavium frequency (bits 6:7 hard strapped).

Table 5-24 Cavium 2 C_MULL Clock Divisor Control (0x74)

Bits	Function	Description
7	CAVF1	Cavium 1 Frequency resistor set bit (read-only, see Table 5-23)
6	CAVF0	Cavium 0 Frequency resistor set bit (read-only)
5	CMULOE	C_MUL Output Enable

Table 5-24 Cavium 2 C_MULL Clock Divisor Control (0x74) (continued)

Bits	Function	Description
4	P1CMUL4	These bits drive directly to the Cavium 2. The core clock
3	P1CMUL3	speed is the number multiplied by 50 MHz. For example, the 800 MHz core is set to 16(0x10).
2	P1CMUL2	, ,
1	P1CMUL1	
0	P1CMUL0	

5.1.24 JTAG

This register allows for manual reprogramming of the PLDs on the board. Changes to this register do not take effect until after a full board reset.

Table 5-25 JTAG (0x78)

Bits	Function	Description
7	reserved	
6	reserved	
5	JTAGOEN	JTAG Output Enable
4	JTAGTCKSEL	JTAG Test Clock Select changes from header to PLD as the TCK source
3	JTAGTCK	JTAG Test Clock
2	JTAGTMS	JTAG Test Mode Select
1	JTAGTDO	JTAG Test Data Output
0	JTAGTDI	JTAG Test Data Input (read only)

5.1.25 Cavium GPIO Control

Each Cavium processor has three GPIO control bits connected to the PLD. This register determines whether the PLD is driving or receiving on these lines. Setting a bit to 1 causes the PLD to drive the corresponding line.

Table 5-26 Cavium GPIO Control (0x80)

Bits	Function	Description
7	reserved	
6	reserved	
5	P2GPIO5OE	Processor 2 GPIO5 Output Enable (enabled is the default) Output enable is set for the TIC timer output to the Cavium
4	P2GPIO4OE	Processor 2 GPIO4 Output Enable This is an input from the Cavium to reset the MIP4
3	P2GPIO3OE	Processor 2 GPIO3 Output Enable This is an input from the Cavium to reset the MIP3
2	P1GPIO5OE	Processor 1 GPIO5 Output Enable (enabled is the default) Output enable is set for the TIC timer output to the Cavium
1	P1GPIO4OE	Processor 1 GPIO4 Output Enable This is an input from the Cavium to reset the MIP2
0	P1GPIO3OE	Processor 1 GPIO3 Output Enable This is an input from the Cavium to reset the MIP1

5.1.26 Cavium GPIO Data Out

This register is the data that will be driven on the GPIO line when the Output enable is set.

Table 5-27 Cavium GPIO Data Out (0x84)

Bits	Function	Description
7	reserved	
6	reserved	
5	reserved	

Table 5-27 Cavium GPIO Data Out (0x84) (continued)

Bits	Function	Description
4	P2GPIO4	Set the value of the Cavium 2 GPIO bit 4
3	P2GPIO3	Set the value of the Cavium 2 GPIO bit 3
2	reserved	
1	P1GPIO4	Set the value of the Cavium 1 GPIO bit 4
0	P1GPIO3	Set the value of the Cavium 1 GPIO bit 3

5.1.27 Cavium GPIO Data In

This register reads the value on the GPIO lines connected to each Cavium.

Table 5-28 Cavium GPIO Data In (0x88)

Bits	Function	Description
7	reserved	
6	reserved	
5	reserved	
4	P2GPIO4	Read the value of the Cavium 2 GPIO bit 4
3	P2GPIO3	Read the value of the Cavium 2 GPIO bit 3
2	reserved	
1	P1GPIO4	Read the value of the Cavium 1 GPIO bit 4
0	P1GPIO3	Read the value of the Cavium 1 GPIO bit 3

5.1.28 IPMP/IPMC GPIO Control

This register provides access (if required) to signals between the KSL CPLD and the IPMP, as well as to signals between the KSL CPLD and the IPMC. The lower two bits can request request the power down of a Cavium core from the sticky reset register.

Table 5-29 IPMP/IPMC GPIO Control (0x8C)

Bits	Function	Description
7	IPMC2KSL4	Input only
6	IPMC2KSL3	
5	IPMC2KSL2	
4	IPMC2KSL1	
3	IPMP2KSL4	Output only
2	IPMP2KSL3	Output only
1	IPMP2KSL2	Power-down signal for Cavium 2 (output)
		Assert high to shut down the core. The sticky Cavium reset also causes this to be asserted.
0	IPMP2KSL1	Power-down signal for Cavium 1 (output)
		Assert high to shut down the core. The sticky Cavium reset also causes this to be asserted.

5.1.29 LPC Bus Control

This is the control register for the 4-bit LPC bus. It allows for communication with the IPMC controller from the management CPU.

Table 5-30 LPC Bus (0xD0)

Bits	Function	Description
7	LPCIE	LPC Interrupt Enable

Table 5-30 LPC Bus (0xD0) (continued)

Bits	Function	Description
6	LPCS	LPC State (internal use only)
5		
4		
3		
2	LPCIOE	LPC I/O Error
1	SYNCE	SYNC Error
0	SYNCT	SYNC Time-out

5.1.30 LPC Data

This is the data register for the 4-bit LPC bus. It allows for communication with the IPMC controller from the management CPU. This register provides the data to be sent or received, depending upon the commands given in the control register.

Table 5-31 LPC Data (0xD4)

Bits	Function	Description
7:0	-	LPC Data

5.1.31 Serial IRQ Interrupt 1

This is interrupt register1 for the LPC bus.

Table 5-32 Serial IRQ Interrupts 1 (0xD8)

Bits	Function	Description
7:0	-	Interrupts

5.1.32 Serial IRQ Interrupt 2

This is interrupt register2 for the LPC bus.

Table 5-33 Serial IRQ Interrupts 2 (0xDC)

Bits	Function	Description
7:0	-	Interrupts

Management Processor CPLD

6.1 Broadcom BCM56802 Switch

The ATCA-9305 supports multiple Ethernet interfaces. This chapter describes the Broadcom BCM56802 switch, PHYS BCM5482 and BCM5461S, Ethernet address, LEDs and connectors.

The BCM56802 is a 16-port, 10-GbE multi-layer switch based on the StrataXGS[®] architecture. The switch operates at 66 MHz with a 32-bit PCI bus for processor communication. SERDES functionality includes 10-Gbps XAUI and 1-Gbps SGMII PHY interfaces.

One 10/100/1000BASE-T Ethernet (SGMII) port is routed to a front panel RJ45 connector (see Figure 6-1), one is routed to the MPC8548 management processor TSEC2 port, and two are routed to the base channel backplane (see Figure 8-2). Two 10 GbE XAUI ports connect to the back panel via the fabric channel (see Figure 8-2).

Two XAUI ports process packets to and from each CN5860 processor. Six 10 GbE XAUI ports route to the optional rear transition module (RTM). See Table 8-3 and Table 8-4 for pin assignments.



Proprietary information on the Broadcom switch is not available in this user's manual. Refer to their web site for available documentation.

6.2 Ethernet Switching

The base interface Ethernet ports are provided by the Broadcom BCM56802 16-port, 10 gigabit (GbE) switch. The SerDes functionality includes 10-Gbps XAUI and 1-Gbps SGMII PHY interfaces. The integrated SerDes complies with the CX-4 standard and PICMG 3.1 standard. The Fabric interface is compliant with PICMG 3.1 Revision 1.0, specifically link option 9 (one 10GBASE-BX4). Switch connectivity consists of the following devices:

- Two 10GbE ports to CN5860 processor complex 1
- Two 10GbE ports to CN5860 processor complex 2
- One GbE port to the front panel (RJ45 connector)
- One GbE port to the MPC8548 management processor complex, then out the front panel (RJ45 connector)

Ethernet Interface

- Two 10 GbE ports to the fabric interface
- Two 1 GbE ports to the base interface
- Six 10 GbE ports to the Zone 3 connector (optional RTM)




Figure 6-1 Ethernet Switching Interface Diagram



The physical port numbering starts at 1, as indicated in the figure. However, the software port numbering starts at 0. Therefore, to issue a command to a port, you must subtract 1 from the port numbers shown in the figure.

6.2.1 Ethernet Transceivers

The BCM5461S is a 10/100/1000BASE-T GbE Ethernet transceiver using the SGMII interface. The BCM5482 consists of two complete 10/100/1000BASE-T GbE transceivers supporting both voice and data simultaneously.

6.2.2 Ethernet Switch Ports

Table 6-1 Ethernet Switch Ports

Port	Interface	Connection	
1	SGMII 1 GB	PHY to backplane BASE	
2	SGMII 1 GB	PHY to backplane BASE	
3	SGMII 1 GB	Switch PHY to front panel RJ45 connector	
4	SGMII 1 GB	Management processor PHYs to front panel RJ45 connector	
5	XAUI 10 GB	Stratix II GX bridge 2	
6	XAUI 10 GB	Stratix II GX bridge 1	
7	XAUI 10 GB	Back plane Fabric	
8	XAUI 10 GB	Back plane Fabric	
9	-	not used	
10	-	not used	
11	XAUI 10 GB	BCM56802 to J30 to optional RTM	
12			
13	XAUI 10 GB	Stratix II GX bridge 3	
14	XAUI 10 GB	Stratix II GX bridge 4	

Table 6-1 Ethernet Switch Ports (continued)

Port	Interface	Connection
15	XAUI 10 GB	BCM56802 to J31 to optional RTM
16		
17		
18		

6.2.3 VLAN Setup

The default VLAN configuration is defined in Table 6-2. See *vlan* on page 258 for the monitor vlan command.

Table 6-2 VLAN Configuration

VLAN	Ports
1	1, 3, 4
2	6,7
3	8, 13
4	5, 11
5	12, 14

6.3 MPC8548 Management Processor Ethernet Address

The Ethernet address for your board is a unique identifier on a network. The address consists of 48 bits (MAC [47:0]) divided into two equal parts. The upper 24 bits define a unique identifier that has been assigned to Artesyn Embedded Technologies - Embedded Computing by IEEE. The lower 24 bits are defined by Artesyn for identification of each of our products.

The Ethernet address for the ATCA-9305 is a binary number referenced as 12 hexadecimal digits separated into pairs, with each pair representing eight bits. The address assigned to the ATCA-9305 has the following form:

00 80 F9 xx yy zz

00 80 F9 is Artesyn's identifier. The last three bytes of the Ethernet address consist of the port (one byte), 0x97(port 1) or 0x98 (port 2), followed by the serial number (two byte hexadecimal). The ATCA-9305 has been assigned the Ethernet address range 00:80:F9:97:00:00 to 00:80:F9:98:FF:FF. The format is shown in Table 6-3.

Table 6-3 Ethernet Port Address

Offset	MAC	Description	Ethernet Identifier (hex)
Byte 5	15:0	LSB of (serial number in hex)	-
Byte 4		MSB of (serial number in hex)	-
Byte 3	23:16	Port 1 (TSEC_1) Port 2 (TSEC_2)	0x97 0x98
Byte 2	47:24	Assigned to Artesyn by IEEE	0xF9
Byte 1			0x80
Byte 0			0x00

The last two bytes, MAC[15:0], correspond to the following formula: n-1000, where n is the unique serial number assigned to each board. So if an ATCA-9305 serial number is 1032, the calculated value is 32 (20₁₆), and the default Ethernet port addresses are:

- TSEC_1 MAC address is: 0x00 0x80 0xF9 0x97 0x00 0x20
- TSEC_2 MAC address is: 0x00 0x80 0xF9 0x98 0x00 0x20

6.3.1 Front Panel Ethernet Ports

One MPC8548 PHY (TSEC1) routes to front panel RJ45 connector, P1. The BCM56802 switch PHY (port 3) routes to front panel RJ45 connector, P3. The Ethernet port LEDs (green or yellow) indicate link and activity status, see front panel Figure 2-1.

Table 6-4 Front Panel Ethernet Ports

Pin	P1 Signal	P3 Signal
1	TSEC1_TRD0_P	FP1_TRD0_P

Table 6-4 Front Panel Ethernet Ports (continued)

Pin	P1 Signal	P3 Signal
2	TSEC1_TRD0_N	FP1_TRD0_N
3	TSEC1_TRD1_P	FP1_TRD1_P
4	TSEC1_TRD2_P	FP1_TRD2_P
5	TSEC1_TRD2_N	FP1_TRD2_N
6	TSE1C_TRD1_N	FP1_TRD1_N
7	TSEC1_TRD3_P	FP1_TRD3_P
8	TSEC1_TRD3_N	FP1_TRD3_N
9	TSEC1_ACTIVITY (green LED 1)	FP1_ACTIVITY (green LED1)
10	2_5V (yellow LED 1)	2_5V (yellow LED 1)
11	TSEC1_LINKSPD1 (green LED 2)	FP1_LINKSPD1 (green LED 2)
12	TSEC1_LINKSPD2 (yellow LED 2)	FP1_LINKSPD2 (yellow LED 2)
13	TSEC1_CHSGND	FP1_CHSGND
14	TSEC1_CHSGND	FP1_CHSGND

Ethernet Interface

System Management

7.1 Overview

The ATCA-9305 provides an intelligent hardware management system, as defined in the AdvancedTCA Base Specification (PICMG $^{\textcircled{\$}}$ 3.0). This system implements an Intelligent Platform Management Controller (IPMC) based on the BMR-H8S-AMCc $^{\textcircled{\$}}$ reference design from Pigeon Point Systems. It also has an inter-integrated circuit (I2C) controller to support an Intelligent Platform Management Bus (IPMB) that routes to the ATCA backplane.

The IPMC implements all the standard Intelligent Platform Management Interface (IPMI) commands and provides hardware interfaces for other system management features such as Hot Swap control, LED control, power negotiation, and temperature and voltage monitoring. The IPMC also supports an EIA-232 interface for serial communications via the Serial Interface Protocol Lite (SIPL) IPMI commands.


7.2 IPMC Overview

The basic features for the IPMC implementation include:

- Conformance with AdvancedTCA Base Specification (PICMG[®] 3.0)
- Geographical addressing according to PICMG[®] 3.0
- Ability to read and write Field Replaceable Unit (FRU) data
- Ability to reset IPMC from IPMB
- Ability to read inlet and outlet airflow temperature sensors
- Ability to read payload voltage/current levels
- Ability to send event messages to a specified receiver
- All sensors generate assertion and/or de-assertion event messages
- Support for fault tolerant HPM.1 firmware upgrades
- Support for field updates of firmware via IPMB-0 or the payload interface
- Redundant boot bank capability

- Graceful Shutdown Timeout
- Asynchronous event notification

Figure 7-1 IPMC Connections Block Diagram



7.3 IPMI Messaging

All IPMI messages contain a Network Function Code field, which defines the category for a particular command. Each category has two codes assigned to it—one for requests and one for responses. The code for a request has the least significant bit of the field set to zero, while the code for a response has the least significant bit of the field set to one. Table 7-1 lists the network function codes (as defined in the IPMI specification) used by the IPMC.

Table 7-1 Network Function Codes

Hex Code Value(s)	Name	Туре	Name
00, 01	Chassis	chassis device requests/responses	00 = command/request, 01 = response: common chassis control and status functions
02,03	Bridge	bridge requests/responses	02 = request, 03 = response: message contains data for bridging to the next bus. Typically, the data is another message, which also may be a bridging message. This function is only present on bridge nodes.
04, 05	Sensor/ Event	sensor and event requests/responses	04 = command/request, 05 = response: for configuration and transmission of Event Messages and system Sensors. This function may be present on any node.
06,07	Арр	application requests/responses	06 = command/request, 07 = response: message is implementation-specific for a particular device, as defined by the IPMI specification
08,09	Firmware	firmware transfer requests/responses	08 = command/request, 09 = response: firmware transfer messages match the format of application messages, as determined by the particular device
0A, 0B	Storage	non-volatile storage requests/responses	0A = command/request, 0B = response: may be present on any node that provides nonvolatile storage and retrieval services
0C-2F	reserved	-	reserved: 30 network functions (15 pairs)

Table 7-1 Network Function Codes (continued)

Hex Code Value(s)	Name	Туре	Name
30-3F	OEM		30 = command/request, 3F = response: vendor specific: 16 network functions (8 pairs). The vendor defines functional semantics for cmd and data fields. The cmd field must hold the same value in requests and responses for a given operation to support IPMI message handling and transport mechanisms. The controller's Manufacturer ID value identifies the vendor or group.

7.3.1 IPMI Completion Codes

All IPMI response messages contain a hexadecimal Completion Code field that indicates the status of the operation.

Table 7-2 Completion Codes

Code	Description				
Generic Completion Codes 00, C0-FF					
00	Command completed normally				
CO	Node busy–command could not be processed because command-processing resources are temporarily unavailable				
C1	Invalid command-indicates an unrecognized or unsupported command				
C2	Command invalid for given LUN				
C3	Time-out while processing command, response unavailable				
C4	Out of space—command could not be completed because of a lack of storage space required to execute the given command operation				
C5	Reservation canceled or invalid Reservation ID				
C6	Request data truncated				
C7	Request data length invalid				
C8	Request data field length limit exceeded				

Table 7-2 Completion Codes (continued)

Code	Description					
C9	Parameter out of range—one or more parameters in the data field of the Request are out of range. This is different from <i>Invalid data field</i> code (CC) because it indicates that the erroneous field(s) has a contiguous range of possible values.					
CA	Cannot return number of requested data bytes					
СВ	Requested sensor, data, or record not present					
CC	Invalid data field in Request					
CD	Command illegal for specified sensor or record type					
CE	Command response could not be provided					
CF	Cannot execute duplicated request–for devices that cannot return the response returned for the original instance of the request. These devices should provide separate commands that allow the completion status of the original request to be determined. An Event Receiver does not use this completion code, but returns the 00 completion code in the response to (valid) duplicated requests.					
D0	Command response could not be provided, SDR Repository in update mode					
D1	Command response could not be provided, device in firmware update mode					
D2	Command response could not be provided, Baseboard Management Controller (BMC) initialization or initialization agent in progress					
D3	Destination unavailable—cannot deliver request to selected destination. (This code can be returned if a request message is targeted to SMS, but receive message queue reception is disabled for the particular channel.)					
D4	Cannot execute command, insufficient privilege level					
D5	Cannot execute command, parameter(s) not supported in present state					
FF	Unspecified error					
Device-Spec	ific (OEM) Codes 01-7E					
01-7E	Device specific (OEM) completion codes—command-specific codes (also specific for particular device and version). Interpretation of these codes requires prior knowledge of the device command set.					
Command-S	pecific Codes 80-BE					
80-BE	Standard command-specific codes–reserved for command-specific completion codes (described in this chapter)					

7.4 IPMB Protocol

The IPMB message protocol is designed to be robust and support many different physical interfaces. The IPMC supports messages over the IPMB interface. Messages are defined as either a request or a response, as indicated by the least significant bit in the Network Function Code of the message.

Table 7-3 Format for IPMI Request Message

Byte	Bits										
	7	6	5	4	3	2	1	0			
1	rsSA										
2	Network Function (netFn) rsLUN										
3	Checksum										
4	гдЅА										
5	rqSeq rq										
6	Command										
7:N	Data										
N+1	Checksum										

- The first byte contains the responder's Slave Address, rsSA.
- The second byte contains the Network Function Code, netFn, and the responder's Logical Unit Number, rsLUN.
- The third byte contains the two's-complement checksum for the first two bytes.
- The fourth byte contains the requester's Slave Address, rqSA.
- The fifth byte contains the requester's Sequence Number, rqSeq, and requester's Logical Unit Number, rqLUN. The Sequence number may be used to associate a specific response to a specific request.
- The sixth byte contains the Command Number.
- The seventh byte and beyond contain parameters for specific commands (if required).
- The final byte is the two's-complement checksum of all of the message data after the first checksum.

An IPMI response message (see Table 7-4) is similar to an IPMI request message. The main difference is that the seventh byte contains the Completion Code, and the eighth byte and beyond hold data received from the controller (rather than data to send to the controller). Also, the Slave Address and Logical Unit Number for the requester and responder are swapped.

Byte Bits 7 6 5 4 3 2 0 1 1 rgSA 2 Network Function (netFn) rqLUN 3 Checksum 4 rsSA 5 rsSeq rsLUN 6 Command 7 Completion Code 8:N Data

Table 7-4 Format for IPMI Response Message

7.5 SIPL Protocol

N+1

The IPMC supports the Serial Interface Protocol Lite (SIPL) protocol. It supports raw IPMI messages in SIPL and handles these messages the same way as it handles IPMI messages from the IPMB-0 bus, except that the replies route to either the payload or serial debug interface. Messages are entered as case-insensitive hex-ASCII pairs, separated optionally by a space, as shown in the following examples:

Checksum

[18 00 22]<newline>


[180022]<newline>

The IPMC does not, however, support SIPL ASCII text commands, as defined by the IPMI specification.

The IPMC does support Pigeon Point Systems extension commands, implemented as OEM IPMI commands. These commands use Network Function Codes 2E/2F (hex), and the message body is transferred similarly to raw IPMI messages, as described previously.

The following figures show an example of an extension command request and response, respectively.

Figure 7-2 Extension Command Request Example






Figure 7-3 Extension Command Response Example

7.6 Message Bridging

The Message Bridging facility is responsible for bridging messages between various interfaces of the ATCA-9305 IPMI. The message bridging is implemented via the standard Send Message command.

The ATCA-9305 IPMC also supports message bridging between the Payload Interface and IPMB-0, which allows the payload to send custom messages to and receive them from other shelf entities, such as the shelf manager. Message bridging is implemented using the Send/Get Message commands and also via LUN 10 of the ATCA-9305 IPMC.

The following example illustrates how the Send/Get Message and Get Address Info commands can be used by the payload software to get the physical location of the board in the shelf:

 The payload software sends the Get Address Info command to the BMR-H8S-AMCc, requesting address information for FRU device 0. Using the SIPL protocol:
 [B0 xx 01 00] 2. The BMR-H8S-AMCc returns its IPMB address in the Get Address Info reply. In this example, 72_{16} is the IPMB-0 address of the IPMC.

```
{B4 00 01 00 00 FF 72 FF 00 01 07]
```

3. The payload software composes a Get Address Info command requesting the responder to provide its addressing information for FRU device 0. The request is composed in the IPMB format. The responder address is set to 20¹⁶ (for the shelf manager). The requester address is set to the value obtained in the previous step.

```
{20 B0 30 72 00 01 00 8D}
```

- 4. The payload software forwards the command composed in the previous step to the shelf manager using the Send Message command. The Send/Get Message in SIPL format is:

 [18 xx 34 40 20 B0 30 72 00 01 00 8D]
- The BMR-H8S-AMCc firmware sends the Get Address Info request to the shelf manager, waits for a reply to this request, and sends this reply to the payload software in the Send/Get Message response.

```
[1C 00 34 00 72 B4 DA 20 00 01 00 00 41 82 FF 00 FF 00 1E]
```

6. The payload software extracts the Get Address info reply from the Send/Get Message response and retrieves the physical address of the board from it.

The second message bridging implementation, bridging via LUN 10, allows the payload to receive responses to requests sent to IPMB-0 via the Send Message command with request tracking disabled, as well as receive requests from IPMB-0. To provide this functionality, the ATCA-9305 IPMC places all messages coming to LUN 10 from IPMB-0 in a dedicated Receive Message Queue, and those messages are processed by the payload instead of the IPMC firmware. To read messages from the Receive Message Queue, the payload software uses the standard Get Message command. The payload software is notified about messages coming to LUN 10 via the Get Status command of the SIPL protocol and the payload notification mechanism, or, if the LPC/KCS-based Payload Interface is used, using the KCS interrupt. The Receive Message Queue of the ATCA-9305 IPMC is limited to 128 bytes, which is sufficient for storing at least three IPMB messages, but may be not enough for a larger number of messages. Taking this into account, the payload software must read messages from the queue as fast as possible, caching them on the on-carrier payload side for further handling, if it is necessary. If the Receive Message Queue is full, the ATCA-9305 IPMC rejects all requests coming to LUN 10 with the C0h (Node Busy) completion code and discards all responses coming to this LUN.

7.7 Standard Commands

The Intelligent Peripheral Management Controller (IPMC) supports standard IPMI commands to query board information and to control the behavior of the board. These commands provide a means to:

- identify the controller
- reset the controller
- return the controller's self-test results
- read and write the controller's SROMs
- read the temperature, voltage, and watchdog sensors
- get specific information, such as thresholds, for each sensor
- read and write the Field Replaceable Unit (FRU) data
- reserve and read the Sensor Data Record (SDR) repository
- configure event broadcasts
- bridge an IPMI request to the public IPMB and return the response

Table 7-5 lists the IPMI commands supported by the IPMC along with the hexadecimal values for each command's Network Function Code (netFn), Logical Unit Number (LUN), and Command Code (Cmd):

Table 7-5 IPMC IPMI Commands

Command	netFn	LUN	Cmd
Set System Boot Options	Chassis	01, 01	07
Get System Boot Options	Chassis	01, 01	08
Set Event Receiver	Sensor/Event	04, 05	00
Get Event Receiver	Sensor/Event	04, 05	01
Platform Event (Event Message)	Sensor/Event	04, 05	02
Get Device SDR Information	Sensor/Event	04, 05	20
Get Device SDR	Sensor/Event	04, 05	21
Reserve Device SDR Repository	Sensor/Event	04, 05	22

Table 7-5 IPMC IPMI Commands (continued)

Command	netFn	LUN	Cmd
Get Sensor Reading Factors	Sensor/Event	04, 05	23
Set Sensor Hysteresis	Sensor/Event	04, 05	24
Get Sensor Hysteresis	Sensor/Event	04, 05	25
Set Sensor Thresholds	Sensor/Event	04, 05	26
Get Sensor Thresholds	Sensor/Event	04, 05	27
Set Sensor Event Enable	Sensor/Event	04, 05	28
Get Sensor Event Enable	Sensor/Event	04, 05	29
Rearm Sensor Events	Sensor/Event	04, 05	2A
Get Sensor Event Status	Sensor/Event	04, 05	2B
Get Sensor Reading	Sensor/Event	04, 05	2D
Set Sensor Type	Sensor/Event	04, 05	2E
Get Sensor Type	Sensor/Event	04, 05	2F
Get Device ID	Application	06,07	01
Broadcast 'Get Device ID'	Application	06,07	01
Cold Reset	Application	06,07	02
Warm Reset	Application	06,07	03
Get Self Test Results	Application	06,07	04
Get Device GUID	Application	06, 07	08
Reset Watchdog Timer	Application	06,07	22
Set Watchdog Timer	Application	06,07	24
Get Watchdog Timer	Application	06, 07	25
Send Message	Application	06, 07	34
Get FRU Inventory Area Info	Storage	0A, 0B	10
Read FRU Data	Storage	0A, 0B	11
Write FRU Data	Storage	0A, 0B	12
Get PICMG Properties	PICMG	2C, 2D	00
Get Address Info	PICMG	2C, 2D	01

Table 7-5 IPMC IPMI Commands (continued)

Command	netFn	LUN	Cmd
FRU Control	PICMG	2C, 2D	04
Get FRU LED Properties	PICMG	2C, 2D	05
Get LED Color Capabilities	PICMG	2C, 2D	06
Set FRU LED State	PICMG	2C, 2D	07
Get FRU LED State	PICMG	2C, 2D	08
Set IPMB State	PICMG	2C, 2D	09
Set FRU Activation Policy	PICMG	2C, 2D	0A
Get FRU Activation Policy	PICMG	2C, 2D	OB
Set FRU Activation	PICMG	2C, 2D	0C
Get Device Locator Record ID	PICMG	2C, 2D	0D
Set Port State	PICMG	2C, 2D	0E
Get Port State	PICMG	2C, 2D	0F
Compute Power Properties	PICMG	2C, 2D	10
Set Power Level	PICMG	2C, 2D	11
Get Power Level	PICMG	2C, 2D	12
Bused Resource (Release, Query, Force, Bus Free)	PICMG	2C, 2D	17

The IPMC implements many standard IPMI commands. For example, software can use the watchdog timer commands to monitor the system's health. Normally, the software resets the watchdog timer periodically to prevent it from expiring. The IPMI specification allows for different actions such as reset, power off, and power cycle, to occur if the timer expires. The watchdog's 'timer use' fields can keep track of which software (Operating System, System Management, etc.) started the timer. Also, the time-out action and 'timer use' information can be logged automatically to the System Event Log (SEL) when the time-out occurs. Refer to the IPMI specification (listed in Table A-2) for details about each command's request and response data. The IPMC also implements ATCA commands, see the ATCA Base Specification (PICMG 3.0).

7.8 OEM Boot Options

The Set System Boot Options and Get System Boot Options commands provide a means to set/retrieve the boot options. The IPMI specification defines a set of standard boot option parameters. In addition, the specification includes a range of numbers (96-127) for OEM extensions. Artesyn utilizes this area for OEM function extensions, such as boot bank selection, POST configuration, Graceful Shutdown Timeout, and Boot Firmware Boot Options. The following table describes these extensions:

Table 7-6 Artesyn Boot Option Parameters

Parameter	#	Parameter Data
Boot Bank (non-volatile)	96	data 1 — Set Selector. This is the processor ID for which the boot option is to be set. data 2 — Boot Bank Selector. This parameter is used to indicate the boot
		bank from which the payload will boot. 00h = Primary (i.e., default) Boot Bank is selected.
		01h = Secondary Boot Bank is selected.
		02h = PLCC32 Socket is selected.
		03h-FFh = unused
POST Type (non-volatile)	97	data 1 — Set Selector. This is the processor ID for which the boot option is to be set.
,		data 2 — POST Type Selector. This parameter is used to specify the POST type that the payload boot firmware will execute.
		00h = Short POST
		01h = Short POST
		02h-FFh = unused
Graceful Shutdown (nonvolatile)	98	The value of Graceful Shutdown Timeout specifies a timer to be used by the IPMC to know how long it has to wait for the payload to shut down gracefully. If payload software does not configure its OpenIPMI library to be notified for graceful shutdown requests, the IPMC shuts down the payload when the timer expires.
		data 1 - LSB of graceful shutdown timeout value in 100 ms
		data 2 - MSB of graceful shutdown timeout value in 100 ms

Table 7-6 Artesyn Boot Option Parameters (continued)

Parameter	#	Parameter Data
Boot Firmware Boot Options (non- volatile)	100	The IPMI system boot options command allows controlling the boot process of a blade by storing boot parameters in IPMC non-volatile storage. The boot firmware interprets the boot parameters during power-up and executes the boot process accordingly. For detailed information, see BOOT FIRMWARE BOOT OPTIONS on page 193.
		Data 1 - Set Selector: Must be set to 0 (user area). You can only write to the user area, therefore no other values are supported.
		Data 2 - Block Selector: Zero based index of the 16-byte block which you want to write to. Index 0 refers to the first block of 16 bytes, which includes the first two bytes which indicate the boot parameter data size.
		Depending on the total length of the boot firmware data, your software may need to write several blocks of 16 bytes in a row, each individually addressed via the block selector.
		Data 3 - n (n <= 18) Data which you want to write into the addressed block. This will be a chunk of the boot firmware data. If less than 16 bytes are written, only the provided data is written, the remaining bytes in the addressed storage area block are left unchanged.

7.9 IPMC Watchdog Timer Commands

The IPMC implements a standardized 'Watchdog Timer' that can be used for a number of system time-out functions by System Management Software (SMS) or by the monitor. Setting a time-out value of zero allows the selected time-out action to occur immediately. This provides a standardized means for devices on the IPMB to perform emergency recovery actions.

Table 7-7 IPMC Watchdog Timer Commands

Command	See Page	Optional/Mandatory
Reset Watchdog Timer	154	М
Set Watchdog Timer	154	М
Get Watchdog Timer	157	М

7.9.1 Watchdog Timer Actions

The following actions are available on expiration of the Watchdog Timer:

- System Reset
- System Power Off

The System Reset and System Power Off on time-out selections are mutually exclusive. The watchdog timer is stopped whenever the system is powered down. A command must be sent to start the timer after the system powers up.

7.9.2 Watchdog Timer Use Field and Expiration Flags

The watchdog timer provides a 'timer use' field that indicates the current use assigned to the watchdog timer. The watchdog timer provides a corresponding set of 'timer use expiration' flags that are used to track the type of time-out(s) that had occurred.

The time-out use expiration flags retain their state across system resets and power cycles, as long as the IPMC remains powered. The flags are normally cleared solely by the Set Watchdog Timer command; with the exception of the "don't log" flag, which is cleared after every system hard reset or timer time-out.

The Timer Use fields indicate:

Monitor FRB-2 Time-out

A Fault-resilient Booting, level 2 (FRB-2) time-out has occurred. This indicates that the last system reset or power cycle was due to the system time-out during POST, presumed to be caused by a failure or hang related to the bootstrap processor.

Monitor POST Time-out:

In this mode, the time-out occurred while the watchdog timer was being used by the monitor for some purpose other than FRB-2 or OS Load Watchdog.

OS Load Time-out

The last reset or power cycle was caused by the timer being used to 'watchdog' the interval from 'boot' to OS up and running. This mode requires system management software, or OS support. The monitor should clear this flag if it starts this timer during POST.

SMS 'OS Watchdog' Time-out

This indicates that the timer was being used by System Management Software (SMS). During run-time, SMS starts the timer, then periodically resets it to keep it from expiring. This periodic action serves as a 'heartbeat' that indicates that the OS (or at least the SMS task) is still functioning. If SMS hangs, the timer expires and the IPMC generates a system reset. When SMS enables the timer, it should make sure the 'SMS' bit is set to indicate that the timer is being used in its 'OS Watchdog' role.

OEM

This indicates that the timer was being used for an OEM-specific function.

7.9.2.1 Using the Timer Use Field and Expiration Flags

The software that sets the Timer Use field is responsible for managing the associated Timer Use Expiration flag. For example, if System Management Software (SMS) sets the timer use to "SMS/OS Watchdog," then that same SMS is responsible for acting on and clearing the associated Timer Use Expiration flag.

In addition, software should only interpret or manage the expiration flags for watchdog timer uses that it set. For example, the monitor should not report watchdog timer expirations or clear the expiration flags for non-monitor uses of the timer. This is to allow the software that did set the Timer Use to see that a matching expiration occurred.

7.9.3 Watchdog Timer Event Logging

By default, the IPMC will automatically log the corresponding sensor-specific watchdog sensor event when a timer expiration occurs. A "don't log" bit is provided to temporarily disable the automatic logging. The "don't log" bit is automatically cleared (logging re-enabled) whenever a timer expiration occurs.

7.9.3.1 Monitor Support for Watchdog Timer

If a system "Warm Reset" occurs, the watchdog timer may still be running while the monitor executes POST. Therefore, the monitor should take steps to stop or restart the watchdog timer early in POST. Otherwise, the timer may expire later during POST or after the OS has booted.

7.9.4 Reset Watchdog Timer Command

The Reset Watchdog Timer command is used for starting and restarting the Watchdog Timer from the initial countdown value that was specified in the Set Watchdog Timer command.

If a pretime-out interrupt has been configured, the Reset Watchdog Timer command will not restart the timer once the pretime-out interval has been reached. The only way to stop the timer once it has reached this point is via the Set Watchdog Timer command.

Table 7-8 Reset Watchdog Timer Command

Туре	Byte	Data Field
Request Data	-	-
Response Data	1	Completion Code

7.9.5 Set Watchdog Timer Command

The Set Watchdog Timer command is used for initializing and configuring the watchdog timer. The command is also used for stopping the timer.

If the timer is already running, the Set Watchdog Timer command stops the timer (unless the "don't stop" bit is set) and clears the Watchdog pretime-out interrupt flag (see Get Message Flags command in the IPMI specification v1.5). IPMC hard resets, system hard resets, and the Cold Reset command also stop the timer and clear the flag.

Byte 1

This selects the timer use and configures whether an event will be logged on expiration.

Byte 2

This selects the time-out action and pretime-out interrupt type.

Byte 3

This sets the pretime-out interval. If the interval is set to zero, the pretime-out action occurs concurrently with the time-out action.

Byte 4

This clears the Timer Use Expiration flags. A bit set in byte 4 of this command clears the corresponding bit in byte 5 of the Get Watchdog Timer command.

Bytes 5 and 6

These hold the least significant and most significant bytes, respectfully, of the countdown value. The Watchdog Timer decrement is one count/100 ms. The counter expires when the count reaches zero. If the counter is loaded with zero and the Reset Watchdog command is issued to start the timer, the associated timer events occur immediately.

Table 7-9 Set Watchdog Timer Command

Type Byte	Data Field
Request Data 1	Timer Use [7] 1b=don't log [6] 1b=the don't stop timer on Set Watchdog Timer command (new for IPMI v1.5) new parameters take effect immediately. If timer is already running, countdown value will get set to given value and countdown will continue from that point. If timer is already stopped, it will remain stopped. If the pretime-out interrupt bit is set, it will get cleared.1 Ob=timer stops automatically when Set Watchdog Timer command and is received [5:3] reserved [2:0] timer use (logged on expiration when "don't log" bit = 0b) O00b=reserved O01b=Monitor FRB-2 O10b=Monitor/POST O11b=OS Load 100b=SMS/OS 101b=OEM 110b-111b=reserved

Table 7-9 Set Watchdog Timer Command (continued)

Туре	Byte	Data Field
	2	Timer Actions
		[7] reserved
		[6:4] pretime-out interrupt (logged on expiration when "don't log" bit = 0b)
		000b=none
		001b=SMI
		011b=Messaging Interrupt (this is the same interrupt as
		allocated to the messaging interface)
		010b=NMI/Diagnostic Interrupt
		100b, 111b =reserved
		[3] reserved
		[2:0] time-out action
		000b=no action
		001b=Hard Reset
		010b=Power Down
		011b=Power Cycle
		100b, 111b=reserved
	3	Pretime-out interval in seconds, '1' based
Request Data	4	Timer Use Expiration flags clear
(continued)		(0b=leave alone, 1b=clear timer use expiration bit)
		[7] reserved
		[6] reserved
		[5] OEM
		[4] SMS/OS
		[3] OS Load
		[2] Monitor/POST
		[1] Monitor FRB-2
		[0] reserved
	5	Initial countdown value, lsbyte (100 ms/count)
	6	Initial countdown value, msbyte
Response Data	1	Completion Code



Potential race conditions exist with implementation of this option. If the Set Watchdog Timer command is sent just before a pretime-out interrupt or time-out is set to occur, the time-out could occur before the command is executed. To avoid this condition, it is recommended that software set this value no closer than three counts before the pretime-out or time-out value is reached.

7.9.6 Get Watchdog Timer Command

This command retrieves the current settings and present countdown of the watchdog timer. The Timer Use Expiration flags in byte 5 retain their states across system resets and system power cycles. With the exception of bit 6 in the Timer Use byte, the Timer Use Expiration flags are cleared using the Set Watchdog Timer command. They may also become cleared because of a loss of IPMC power, firmware update, or other cause of IPMC hard reset. Bit 6 of the Timer Use byte is automatically cleared to 0b whenever the timer times out, is stopped when the system is powered down, enters a sleep state, or is reset.

Table 7-10 Get Watchdog Timer Command

Туре	Byte	Data Field
Request Data	-	-
Response Data	1	Completion Code
Response Data	2	Timer Use
		[7] 1b=don't log
		[6] 1b=timer is started (running)
		0b=timer is stopped
		[5:3] reserved
		[2:0] timer use (logged on expiration if "don't log" bit = 0)
		000b=reserved
		001b=Monitor FRB-2
		010b=Monitor/POST
		011b=OS Load
		100b=SMS/OS
		101b=OEM
		110b, 111b=reserved

Table 7-10 Get Watchdog Timer Command (continued)

Туре	Byte	Data Field
Response Data	3	Timer Actions
		[7] reserved
		[6:4] pretime-out interrupt
		000b=none
		001b=SMI
		010b=NMI/Diagnostic Interrupt
		011b=Messaging Interrupt (this would be the same interrupt as allocated to the messaging interface)
		100b, 111b =reserved
		[3] reserved
		[2:0] time-out action
		000b=no action
		001b=Hard Reset
		010b=Power Down
		011b=Power Cycle
		100b, 111b=reserved
	4	Pretime-out interval in seconds, '1'based
	5	Timer Use Expiration flags (1b=timer expired while associated 'use' was selected)
		[7] reserved
		[6] reserved
		[5] OEM
		[4] SMS/OS
		[3] OS Load
		[2] Monitor/POST
		[1] Monitor FRB-2
		[0] reserved
	6	Initial countdown value, Isbyte (100 ms/count)
	7	Initial countdown, msbyte

Table 7-10 Get Watchdog Timer Command (continued)

Туре	Byte	Data Field
Response Data	8	Present countdown value, Isbyte. The initial countdown value and present countdown values should match immediately after the countdown is initialized via a Set Watchdog Timer command and after a Reset Watchdog Timer has been executed.
		Note that internal delays in the IPMC may require software to delay up to 100 ms before seeing the countdown value change and be reflected in the Get Watchdog Timer command.
	9	Present countdown value, msbyte

7.10 FRU LEDs

This section describes the front panel LEDs controlled by the IPMC and documents how to control each LED with the standard FRU LED commands. Reference the *PICMG® 3.0 Revision 2.0 AdvancedTCA® Base Specification* for more detailed information.

The ATCA-9305 has four Light-Emitting Diodes (LEDs) on the front panel. See Figure 2-1 for their location.

Table 7-11 FRU LEDs

LEDs	ID (hex)	Reference Designator	Description	
Hot Swap	00	CR57	The blue Hot Swap LED displays four states: On–the board can be safely extracted Off–the board is operating and not safe for extraction, Long blink–insertion is in progress Short blink–requesting permission for extraction	
OOS	01	CR54	The Out Of Service programmable LED controlled by the IPMI controller is either red (North America) or amber (Europe). When lit, this LED indicates out of service. By default, this LED is on during power-up until the system management software switches it off.	
2	02	CR55	The green LED is user defined, but frequently is used as an In Service indicator. When used as an In Service indicator, a lit LED indicates that the ATCA-9305 is functioning properly.	

Table 7-11 FRU LEDs

LEDs	ID (hex)	Reference Designator	Description
3	03	CR56	The amber LED is user defined.

7.10.1 Get FRU LED Properties Command

This command allows software to determine which LEDs are under IPMC control.

Table 7-12 Get FRU LED Properties Command

Туре	Byte	Data Field	
Request Data	1	PICMG Identifier—indicates that this is a PICMG defined group extension command. Use value 00h.	
	2	FRU Device ID	
Response Data	1	Completion Code	
	2	PICMG Identifier—indicates that this is a PICMG defined group extensior command. Use value 00h.	
	3	General Status LED Properties—indicates the FRU's ability to control the four general status LEDs. When a bit is set, the FRU can control the associated LED.	
		Bits [7:4] reserved, set to 0	
		Bit [3] LED3	
		Bit [2] LED2	
		Bit [1] LED1	
		Bit [0] Blue LED	
	4	Application Specific LED Count—is the number of application specific LEDs under IPMC control.	
		00h-FBh Number of application-specific LEDs under IPMC control. If none are present, this field is 00h.	
		FCh-FFh reserved	

7.10.2 Get LED Color Capabilities Command

LED 1 can be either red or amber, this command is used to determine the valid color prior to issuing a Set FRU LED State command.

Table 7-13 Get LED Color Capabilities Command

Туре	Byte	Data Field	
Request Data	1	PICMG Identifier—indicates that this is a PICMG defined group extension command. Use value 00h.	
	2	FRU Device ID	
	3	LED ID FFh reserved	
Response Data	1	Completion Code CCh If the LED ID contained in the Request data is not present on the FRL	
	2	PICMG Identifier—indicates that this is a PICMG defined group extension command. Use value 00h.	
	3	LED Color Capabilities—when a bit is set, the LED supports the color. Bit [7] reserved, set to 0 Bit [6] LED supports white Bit [5] LED supports orange Bit [4] LED supports amber Bit [3] LED supports green Bit [2] LED supports red Bit [1] LED supports blue Bit [0] reserved, set to 0	

Table 7-13 Get LED Color Capabilities Command (continued)

Туре	Byte	Data Field
	4	Default LED Color in Local Control State
		Bit [7] reserved, set to 0
		Bits [3:0]
		0h reserved
		1h Blue
		2h Red
		3h Green
		4h Amber
		5h Orange
		6h White
		7h-Fh reserved
	5	Default LED Color in Override State
		Bit [7] reserved, set to 0
		Bits [3:0]
		0h reserved
		1h Blue
		2h Red
		3h Green
		4h Amber
		5h Orange
		6h White
		7h-Fh reserved

7.10.3 Set FRU LED State Command

The Set FRU LED State command allows the state of the FRU LEDs to be controlled by the management system.

Table 7-14 Set FRU LED State Command

Туре	Byte	Data Field
Request Data	1	PICMG Identifier—indicates that this is a PICMG defined group extension command. Use value 00h.
	2	FRU Device ID
	3	LED ID
		00h Blue LED (Hot Swap)
		01h LED 1 (OOS)
		02h LED 2
		03h LED 3
		04h-FEh OEM defined LEDs
		FFh Lamp Test (all LEDs under management control are addressed)
	4	LED Function
		00h LED off override
		01h-FAh LED blinking override
		FBh Lamp Test state Turn on LED specified in byte 3 for the duration
		specified in byte 5, then return to the highest priority state.
		FCh LED state restored to Local Control state
		FDh-FEh reserved
		FFh LED on override
	5	On Duration
		LED on-time is measured in tens of milliseconds
		Lamp Test time in hundreds of milliseconds if byte 4=FBh, time value
		must be less than 128. Other values when Byte 4=FBh are reserved.
		Otherwise, this field is ignored and shall be set to 0h.

Table 7-14 Set FRU LED State Command (continued)

Туре	Byte	Data Field
Request Data	6	Color When Illuminated–sets the override color when LED Function is 01h-FAh and FFh. This byte sets the Local Control color when LED Function is FCh. This byte may be ignored during Lamp Test or may be used to control the color during the lamp test when LED Function is FBh. Bits [7:4] reserved, set to 0 Bits [3:0] Oh reserved 1h Use Blue 2h Use Red 3h Use Green 4h Use Amber 5h Use Orange 6h Use White 7h-Dh reserved Eh Do not change Fh Use default color
Response Data	1	Completion Code
	2	PICMG Identifier–indicates that this is a PICMG defined group extension command. Use value 00h.

7.10.4 Get FRU LED State Command

The Get FRU LED State command allows the state of the FRU LEDs to be controlled by the management system.

Table 7-15 Get FRU LED State Command

Туре	Byte	Data Field	
Request Data 1		PICMG Identifier—indicates that this is a PICMG defined group extension command. Use value 00h.	
	2	FRU Device ID	

Table 7-15 Get FRU LED State Command (continued)

Туре	Byte	Data Field
	3	LED ID 00h Blue LED (Hot Swap) 01h LED 1 (OOS) 02h LED 2 03h LED 3 04h-FEh OEM defined LEDs FFh reserved
Response Data	1	Completion Code
	2	PICMG Identifier–indicates that this is a PICMG defined group extension command. Use value 00h.
Response Data	3	LED States Bits [7:3] reserved, set to 0 Bit [2] 1b if Lamp Test has been enabled Bit [1] 1b if override state has been enabled Bit [2] 1b if IPMC has a Local control state
	4	Local Control LED Function 00h LED is off (default if Local Control not supported) 01h-FAh LED is blinking Off duration specified by this byte, on duration specified by byte 5 (in tens of milliseconds) FBh-FEh reserved FFh LED is on
	5	On Duration LED on-time is measured in tens of milliseconds Lamp Test time in hundreds of milliseconds if byte 4=FBh, time value must be less than 128. Other values when Byte 4=FBh are reserved. Otherwise, this field is ignored and shall be set to 0h.

Table 7-15 Get FRU LED State Command (continued)

Туре	Byte	Data Field
Response Data	6	Local Control Color
		Bits [7:4] reserved, set to 0
		Bits [3:0]
		0h reserved
		1h Blue
		2h Red
		3h Green
		4h Amber
		5h Orange
		6h White
		7h-Fh reserved
	7	Override State LED Function—is required if either override state or Lamp Test is in effect.
		00h LED override state is off
		01h-FAh LED override state is blinking Off duration is
		specified by this byte, on duration specified by byte 8 (in tens of milliseconds)
		FBh-FEh reserved
		FFh LED override state is on
	8	Override State On Duration-is required if either override state or Lamp Test is in effect (in tens of milliseconds).
	9	Override State Color
		Bits [7:4] reserved, set to 0
		Bits [3:0]
		0h reserved
		1h Blue
		2h Red
		3h Green
		4h Amber
		5h Orange
		6h White
		7h-Fh reserved

Table 7-15 Get FRU LED State Command (continued)

Туре	Byte	Data Field
Response Data	10	Lamp Test Duration—is optional if Lamp Test is not in effect (hundreds of milliseconds).

7.11 Vendor Commands

The IPMC supports additional IPMI commands that are specific to Pigeon Point and/or Artesyn. This section provides detailed descriptions of those extension or SIPL commands.

Table 7-16 Vendor Command Summary

Command	netFn	LUN	Cmd
Get Status	OEM	2E, 2F	00
Get Serial Interface Properties	OEM	2E, 2F	01
Set Serial Interface Properties	OEM	2E, 2F	02
Get Debug Level	OEM	2E, 2F	03
Set Debug Level	OEM	2E, 2F	04
Get Hardware Address	OEM	2E, 2F	05
Set Hardware Address	OEM	2E, 2F	06
Get Handle Switch	OEM	2E, 2F	07
Set Handle Switch	OEM	2E, 2F	08
Get Payload Communication Time-Out	OEM	2E, 2F	09
Set Payload Communication Time-Out	OEM	2E, 2F	0A
Enable Payload Control	OEM	2E, 2F	OB
Disable Payload Control	OEM	2E, 2F	0C
Reset IPMC	OEM	2E, 2F	0D
Hang IPMC	OEM	2E, 2F	0E
Bused Resource Control	OEM	2E, 2F	0F
Bused Resource Status	OEM	2E, 2F	10
Graceful Reset	OEM	2E, 2F	11

Table 7-16 Vendor Command Summary (continued)

Command	netFn	LUN	Cmd
Diagnostic Interrupt Results	OEM	2E, 2F	12
Get Payload Shutdown Time-Out	OEM	2E, 2F	15
Set Payload Shutdown Time-Out	OEM	2E, 2F	16
Set Local FRU LED State	OEM	2E, 2F	18
Get Local FRU LED State	OEM	2E, 2F	19
Update Discrete Sensor	OEM	2E, 2F	1A
Update Threshold Sensor	OEM	2E, 2F	1B
Reserved for Message Listeners	OEM	2E, 2F	17
Add Message Listener	OEM	2E, 2F	18
Remove Message Listener	OEM	2E, 2F	19
Get Message Listener List	OEM	2E, 2F	1A
Update Firmware Progress Sensor	OEM	2E, 2F	F0

7.11.1 Get Status

The IPMC firmware notifies the payload about changes of all status bits except for bits 0-2 by sending an unprintable character (ASCII 07, BELL) over the Payload Interface. The payload is expected to use the Get Status command to identify pending events and other SIPL commands to provide a response (if necessary). The event notification character is sent in a synchronous manner, and does not appear in the contents of SIPL messages sent to the payload.

Table 7-17 Get Status Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

Table 7-17 Get Status Command (continued)

reboot sequence Bit [6] Diagnostic Interrupt Request If set to 1, indicates that a payload diagnostic interrupt request has arrived	Туре	Byte	Data Field
If set to 1, indicates that the payload is going to be shutdown Bit [4] Reset Alert If set to 1, indicates that the payload is going to be reset Bit [3] Sensor Alert If set to 1, indicates that at least one of the IPMC sensors detects threshold crossing Bits [2:1] Mode The current IPMC modes are defined as: 0 Normal 1 Standalone 2 Manual Standalone Bit [0] Control If set to 0, the IPMC control over the payload is disabled		_	Bit [7] Graceful Reboot Request If set to 1, indicates that the payload is requested to initiate the graceful reboot sequence Bit [6] Diagnostic Interrupt Request If set to 1, indicates that a payload diagnostic interrupt request has arrived Bit [5] Shutdown Alert If set to 1, indicates that the payload is going to be shutdown Bit [4] Reset Alert If set to 1, indicates that the payload is going to be reset Bit [3] Sensor Alert If set to 1, indicates that at least one of the IPMC sensors detects threshold crossing Bits [2:1] Mode The current IPMC modes are defined as: 0 Normal 1 Standalone 2 Manual Standalone Bit [0] Control

Table 7-17 Get Status Command (continued)

Туре	Byte	Data Field
Response Data	6	Bits [4:7] Metallic Bus 2 Events
		These bits indicate pending Metallic Bus 2 requests arrived from
		the carrier controller:
		0 Metallic Bus 2 Query
		1 Metallic Bus 2 Release
		2 Metallic Bus 2 Force
		3 Metallic Bus 2 Free
		Bits [0:3] Metallic Bus 1 Events
		These bits indicate pending Metallic Bus 1 requests arrived from
		the carrier controller:
		0 Metallic Bus 1 Query
		1 Metallic Bus 1 Release
		2 Metallic Bus 1 Force
		3 Metallic Bus 1 Free

Table 7-17 Get Status Command (continued)

Туре	Byte	Data Field	
Response Data	Byte 7	Bits [4:7] Clock Bus 2 Events These bits indicate pending Clock Bus 2 requests arrived from the carrier controller: 0 Clock Bus 2 Query 1 Clock Bus 2 Release 2 Clock Bus 2 Force 3 Clock Bus 2 Free Bits [0:3] Clock Bus 1 Events	
		These bits indicate pending Clock Bus 1 requests arrived from the carrier controller: 0 Clock Bus 1 Query 1 Clock Bus 1 Release 2 Clock Bus 1 Force 3 Clock Bus 1 Free	
	8	Bits [4:7] reserved Bits [0:3] Clock Bus 3 Events These bits indicate pending Clock Bus 3 requests arrived from the carrier controller: 0 Clock Bus 3 Query 1 Clock Bus 3 Release 2 Clock Bus 3 Force 3 Clock Bus 3 Free	

7.11.2 Get Serial Interface Properties

The Get Serial Interface Properties command is used to get the properties of a particular serial interface.

Table 7-18 Get Serial Interface Properties Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
	4	Interface ID 0 Serial Debug Interface 1 Payload Interface
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
Response Data	5	Bit [7] Echo On If this bit is set, the IPMC enables echo for the given serial interface Bits [6:4] reserved Bits [3:0] Baud Rate ID The baud rate ID defines the interface baud rate as follows: 0 9600 bps 1 19200 bps 2 38400 bps 3 57600 bps (unsupported) 4 115200 bps (unsupported)

7.11.3 Set Serial Interface Properties

The Set Serial Interface Properties command is used to set the properties of a particular serial interface.

Table 7-19 Set Serial Interface Properties Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)
	4	Interface ID
		0 Serial Debug Interface
		1 Payload Interface
	5	Bit [7] Echo On
		If this bit is set, the IPMC enables echo for the given serial interface
		Bits [6:4] reserved
		Bits [3:0] Baud Rate ID
		The baud rate ID defines the interface baud rate as follows:
		0 9600 bps
		1 19200 bps
		2 38400 bps
		3 57600 bps (unsupported)
		4 115200 bps (unsupported)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)

7.11.4 Get Debug Level

The Get Debug Level command gets the current debug level of the IPMC firmware.

Table 7-20 Get Debug Level Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
	5	Bits [7:5] reserved Bit [4] IPMB Dump Enable If set to 1, the IPMC provides a trace of IPMB messages that are arriving to/going from the IPMC via IPMB-0 or IPMB -L Bit [3] Payload Logging Enable If set to 1, the IPMC provides a trace of SIPL activity on the Payload interface onto the Serial Debug interface Bit [2] Alert Logging Enable If set to 1, the IPMC outputs important alert messages onto the Serial Debug interface Bit [1] Low-level Error Logging Enable If set to 1, the IPMC outputs low-level error/diagnostic messages onto the Serial Debug interface Bit [0] Error Logging Enable If set to 1, the IPMC outputs error/diagnostic messages onto the Serial Debug interface

7.11.5 Set Debug Level

The Set Debug Level command sets the current debug level of the IPMC firmware.

Table 7-21 Set Debug Level Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
Request Data	4	Bits [7:5] reserved Bit [4] IPMB Dump Enable If set to 1, the IPMC provides a trace of IPMB messages that are arriving to/going from the IPMC via IPMB-0 or IPMB-L Bit [3] Payload Logging Enable If set to 1, the IPMC provides a trace of SIPL activity on the Payload interface onto the Serial Debug interface Bit [2] Alert Logging Enable If set to 1, the IPMC outputs important alert messages onto the Serial Debug interface Bit [1] Low-level Error Logging Enable If set to 1, the IPMC outputs low-level error/diagnostic messages onto the Serial Debug interface Bit [0] Error Logging Enable If set to 1, the IPMC outputs error/diagnostic messages onto the Serial Debug interface
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.6 Get Hardware Address

The Get Hardware Address command reads the hardware address of the IPMC.

Table 7-22 Get Hardware Address Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
	5	Hardware Address

7.11.7 Set Hardware Address

The Set Hardware Address command allows overriding of the hardware address read from hardware when the IPMC operates in (Manual) Standalone mode.

Table 7-23 Set Hardware Address Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
	4	Hardware Address If set to 00, the ability to override the hardware address is disabled NOTE: A hardware address change only takes effect after an IPMC reset. See "Reset IPMC" on page 7-34.
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.8 Get Handle Switch

The Get Handle Switch command reads the state of the Hot Swap handle of the IPMC. Overriding of the handle switch state is allowed only if the IPMC operates in (Manual) Standalone mode.

Table 7-24 Get Handle Switch Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)
	5	Handle Switch Status
		0x00 The handle switch is open
		0x01 The handle switch is closed
		0x02 The handle switch state is read from hardware

7.11.9 Set Handle Switch

The Set Handle Switch command sets the state of the Hot Swap handle switch in (Manual) Standalone mode.

Table 7-25 Set Handle Switch Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)
	4	Handle Switch Status
		0x00 The handle switch is open
		0x01 The handle switch is closed
		0x02 The handle switch state is read from hardware

Table 7-25 Set Handle Switch Command (continued)

Туре	Byte	Data Field
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.10 Get Payload Communication Time-Out

The Get Payload Communication Time-Out command reads the payload communication time-out value.

Table 7-26 Get Payload Communication Time-Out Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
	5	Payload Time-out Payload communication time-out measured in hundreds of milliseconds. Thus, the payload communication time-out may vary from 0.1 to 25.5 seconds.

7.11.11 Set Payload Communication Time-Out

The Set Payload Communication Time-Out command sets the payload communication time-out value.

Table 7-27 Set Payload Communication Time-Out Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
	4	Payload Time-out
		Payload communication time-out measured in hundreds of milliseconds. Thus, the payload communication time-out may vary from 0.1 to 25.5 seconds.
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.12 Enable Payload Control

The Enable Payload Control command enables payload control from the Serial Debug interface.

Table 7-28 Enable Payload Control Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.13 Disable Payload Control

The Disable Payload Control command disables payload control from the Serial Debug interface.

Table 7-29 Disable Payload Control Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.14 Reset IPMC

The Reset IPMC command allows the payload to reset the IPMC over the SIPL.

Table 7-30 Reset IPMC Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)
	4	Reset Type Code
		0x00 Cold IPMC reset to the current mode
		0x01 Cold IPMC reset to the Normal mode
		0x02 Cold IPMC reset to the Standalone mode
		0x03 Cold IPMC reset to the Manual Standalone mode
		0x04 Reset the IPMC and enter Upgrade mode
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)

7.11.15 Hang IPMC

The IPMC provides a means to test the watchdog timer support by implementing the Hang IPMC command, which simulates firmware hanging by entering an endless loop.

Table 7-31 Hang IPMC Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.16 Bused Resource

To send a Bused Resource command to the carrier controller, the payload uses the Bused Resource command of the SIPL.

Table 7-32 Bused Resource Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)
	4	Command Types for Carrier Controller to Board
		0 Query if board has control of the bus
		1 Release requests a board to release control of the bus
		2 Force board to release control of bus immediately
		3 Bus Free informs board that the bus is available
		Command Types for Board to Carrier Controller
		0 Request to seize control of the bus
		1 Relinquish control of the bus, carrier controller can reassign control of bus
		2 Notify carrier controller that control of the bused resource has been transferred to this board from another authorized board
	5	Bused Resource ID
		0 Metallic Test Bus pair #1
		1 Metallic Test Bus pair #2
		2 Synch clock group 1 (CLK1A and CLK1B pairs)
		3 Synch clock group 2 (CLK2A and CLK2B pairs)
		3 Synch clock group 3 (CLK3A and CLK3B pairs)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)
	5	Status
		0 Ack; carrier controller acknowledges that board has control
		1 Error; same as Ack, but carrier controller believes board should not have been given control of the resource (optional)
		2 Deny; carrier controller denies control of resource by the board

7.11.17 Bused Resource Status

If the IPMC receives a Bused Resource command from IPMB-0, it asserts an appropriate event and notifies the payload which uses the Bused Resource Status command over the SIPL. When the IPMC receives a Bused Resource Status command, the respective bit in the IPMC status is cleared.

The payload must issue a Bused Resource Status command before the payload communication time-out time. If the payload does not issue such a command before the payload communication time-out time, the IPMC sends the 0xC3 completion code (Time-Out) in the appropriate Bused Resource command reply.

Table 7-33 Bused Resource Status Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)
	4	Command Types for Carrier Controller to Board
		0 Query if board has control of the bus
		(0=In control, 1= No control)
		1 Release request a board to release control of the bus
		(0=Ack, 1=Refused, 2=No control)
		2 Force board to release control of bus immediately
		(0=Ack, 1=No control)
		3 Bus Free informs board that the bus is available
		(0=Accept, 1=Not needed)
		Command Types for Board to Carrier Controller
		0 Request to seize control of the bus
		(0=Grant, 1=Busy, 2=Defer, 3=Deny)
		1 Relinquish control of the bus, carrier controller can reassign control of bus (0=Ack, 1=Error)
		2 Notify carrier controller that control of the bused resource has been transferred to this board from another authorized board
		(0=Ack, 1=Error, 2=Deny)
	5	Bused Resource ID
		0 Metallic Test Bus pair #1
		1 Metallic Test Bus pair #2
		2 Synch clock group 1 (CLK1A and CLK1B pairs)
		3 Synch clock group 2 (CLK2A and CLK2B pairs)
		4 Synch clock group 3 (CLK3A and CLK3B pairs)
	6	Status
		0 Ack; carrier controller acknowledges that board has control
		1 Error; same as Ack, but carrier controller believes board should not have been given control of the resource (optional)
		2 Deny; carrier controller denies control of resource by the board

Table 7-33 Bused Resource Status Command (continued)

Туре	Byte	Data Field
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.18 Graceful Reset

The IPMC supports the Graceful Reboot option of the FRU Control command. On receiving such a command, the IPMC sets the Graceful Reboot Request bit of the IPMC status, sends a status update notification to the payload, and waits for the Graceful Reset command from the payload. If the IPMC receives such a command before the payload communication time-out time, it sends the 0x00 completion code (Success) to the carrier controller. Otherwise the 0xC3 completion code (Time-Out) is sent.

The IPMC does not reset the payload on receiving the Graceful Reset command or time-out. If the IPMC participation is necessary, the payload must request the IPMC to perform a payload reset. The Graceful Reset command is also used to notify the IPMC about the completion of the payload shutdown sequence.

Table 7-34 Graceful Reset Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.19 Diagnostic Interrupt Results

The IPMC supports the Issue Diagnostic Interrupt feature of the FRU Control command. The payload is notified about a diagnostic interrupt over the SIPL. The payload is expected to return diagnostic interrupt results before the payload communication time-out using the Diagnostic Interrupt Results command of the SIPL.

Table 7-35 Diagnostic Interrupt Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
	4	If the payload responds before the payload communication time-out, the diagnostic interrupt return code is forwarded to the carrier controller as the completion code of the FRU Control command response. Otherwise, the 0xC3 completion code (Time-Out) is returned.
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.20 Get Payload Shutdown Time-Out

When the carrier controller commands the IPMC to shut down the payload (i.e. sends the Set Power Level (0) command), the IPMC notifies the payload by asserting an appropriate alert and sending an alert notification to the payload. Upon receiving this notification, the payload software is expected to initiate the payload shutdown sequence. After performing this sequence, the payload should send the Graceful Reset command to the IPMC over the Payload interface to notify the IPMC that the payload shutdown is complete.

To avoid deadlocks that may occur if the payload software does not respond, the IPMC provides a special time-out for the payload shutdown sequence. If the payload does not send the Graceful Reset command within a definite period of time, the IPMC assumes that the payload shutdown sequence is finished, and sends a Module Quiesced Hot Swap event to the ATCA-9305 controller.

Table 7-36 Get Payload Shutdown Time-Out Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
	5:6	Time-Out measured in hundreds of milliseconds, LSB first

7.11.21 Set Payload Shutdown Time-Out

The Set Payload Shutdown Time-Out command is defined as follows:

Table 7-37 Set Payload Shutdown Time-Out Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
	4:5	Time-Out measured in hundreds of milliseconds, LSB first
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.22 Set Local FRU LED State

The Set Local FRU LED State command is used to change the local state of a FRU LED.

Table 7-38 Set Local FRU LED State Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)
	4	FRU Device ID
	5	LED ID
		00h Blue LED (Hot Swap)
		01h LED 1 (OOS)
		02h LED 2
		03h LED 3
		04h-FEh OEM defined LEDs
		FFh Lamp Test (all LEDs under management control are addressed)
	6	LED Function
		00h LED off override
		01h-FAh LED blinking override
		FBh Lamp Test state Turn on LED specified in byte 3 for the duration specified in byte 5, then return to the highest priority state.
		FCh LED state restored to Local Control state
		FDh-FEh reserved
		FFh LED on override
	7	On Duration
		LED on-time is measured in tens of milliseconds
		Lamp Test time in hundreds of milliseconds if byte 4=FBh, time value must be less than 128. Other values when Byte 4=FBh are reserved. Otherwise, this field is ignored and shall be set to 0h.
	8	Color parameter specifies the color of the LED in the local state for multi-color LEDs
	9	If the off-first flag parameter is 0, the on part of the blink cycle of the LED precedes the off part of the cycle. Otherwise, the off part of the blink cycle precedes the on part of the cycle.

Table 7-38 Set Local FRU LED State Command (continued)

Туре	Byte	Data Field
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)

7.11.23 Get Local FRU LED State

The Get Local FRU LED State command is used to read the local state of a FRU LED.

Table 7-39 Get Local FRU LED State Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
	4	FRU Device ID
	5	LED ID 00h Blue LED (Hot Swap) 01h LED 1 (OOS) 02h LED 2 03h LED 3 04h-FEh OEM defined LEDs FFh reserved (all LEDs under management control are addressed)

Table 7-39 Get Local FRU LED State Command (continued)

Туре	Byte	Data Field
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first 0x00400A = 16394 (Pigeon Point Systems)
	5	Local Control LED Function 00h LED is off (default if Local Control not supported) 01h-FAh LED is blinking Off duration specified by this byte, on duration specified by byte 5 (in tens of milliseconds) FBh-FEh reserved FFh LED is on
	6	Local Control On Duration LED on-time is measured in tens of milliseconds Lamp Test time in hundreds of milliseconds if byte 4=FBh, time value must be less than 128. Other values when Byte 4=FBh are reserved. Otherwise, this field is ignored and shall be set to 0h.
	7	Color parameter specifies the color of the LED in the local state for multi-color LEDs
	8	If the off-first flag parameter is 0, the on part of the blink cycle of the LED precedes the off part of the cycle. Otherwise, the off part of the blink cycle precedes the on part of the cycle.

7.11.24 Update Discrete Sensor

The Update Discrete Sensor command is used to change the state of a discrete sensor controlled by the payload.

Table 7-40 Update Discrete Sensor Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)
	4	Sensor ID identifies the payload-controlled discrete sensor that has to be updated
	5	Update flags
		0 0=sensor initialization is complete
		1=sensor is in the initial update state
		1:2 reserved, set to 0
		3 0=globally disable events from the sensor
		1=leave the global event enable bit intact
		4 0=globally enable events from the sensor
		1=leave the global event enable bit intact
		5 0=globally disable sensor scanning
		1=leave the global scanning enable bit intact
		6 0=globally enable sensor scanning
		1=leave the global scanning enable bit intact
		7 reserved, set to 0
	6:7	New status LSB and new status MSB are the least and most significant bytes of the new sensor state
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)

7.11.25 Update Threshold Sensor

The Update Threshold Sensor command is used to change the state of a threshold sensor controlled by the payload.

Table 7-41 Update Threshold Sensor Command

Туре	Byte	Data Field
Request Data	1:3	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)
	4	Sensor ID parameter identifies the payload-controlled threshold sensor that has to be updated
Request Data	5	Update flags
		0 0=sensor initialization is complete
		1=sensor is in the initial update state
		1:2 reserved, set to 0
		3 0=globally disable events from the sensor
		1=leave the global event enable bit intact
		4 0=globally enable events from the sensor
		1=leave the global event enable bit intact
		5 0=globally disable sensor scanning
		1=leave the global scanning enable bit intact
		6 0=globally enable sensor scanning
		1=leave the global scanning enable bit intact
		7 reserved, set to 0
	6	New raw reading of the sensor
Response Data	1	Completion Code
	2:4	PPS IANA Private Enterprise ID, MS Byte first
		0x00400A = 16394 (Pigeon Point Systems)

7.12 ASYNCHRONOUS EVENT NOTIFICATION

To enable payload applications to be informed about graceful shutdown/reboot requests, the FRU Activate (Deactivate) and FRU Control (Graceful Reboot) command message is routed as a LUN2 message to the payload interface.

If the payload application has registered to these commands via the OpenIPMI library, it gets informed and can take all necessary actions before the payload is gracefully rebooted/shut down.

7.13 BOOT BANK SUPERVISION SENSOR

The Boot Bank Supervision Sensor is intended to provide information on the boot bank from which the payload has booted last. The boot bank information received from this sensor may differ from the boot bank information received with the IPMI command "Get System Boot Options".

7.14 BOOT FIRMWARE BOOT OPTIONS

The ATCA-9305 provides a non-volatile memory, managed by the IPMC, for storing a second set of u-boot environment variables. Those, if present, are parsed and interpreted by the monitor during power-up. Note that the boot parameters in the IPMC storage area have higher priority than the same environment variables which may be configured in the firmware itself. Furthermore, the u-boot environment variables are not overwritten with the values stored in the IPMC memory.

The boot firmware boot options can be stored/read with the IPMI commands "Set System Boot Options" and "Get System Boot Options" together with the OEM boot parameter #100. These are defined in *OEM Boot Options* on page 150.

The boot firmware boot options can be modified by the ShMM or across HPI applications. The system manager may decide from which boot device the ATCA-9305 shall boot from.

""bparam_set" and "bparam_get" is supported with the latest u-boot version.

The boot options need to be stored as a sequence of zero terminated strings. The following table describes in detail the format of the boot options to be used when setting or reading the System Boot Options parameter #100.

Table 7-42 Boot Options Format

Byte	Description
0-1	Number of bytes used for boot parameters (LSB first)
	The number of bytes must be calculated and written into these two bytes by the software which writes into the storage area. The values 0x0000 and 0xFFFF indicate that not data has been written to the storage area. If you are reading from the storage area and you find any of these two values, your software should assume that no boot firmware boot options have previously been written to the storage area.
2-n	Boot parameters data The boot parameters are stored as ASCII text with the following general format: <name>=<value>, where all name/value pairs are separated by a zero byte. The end of the boot parameter data is indicated by two zero bytes. Allowed and supported name/value pairs are blade-specific.</value></name>
n+1 - n+2	16 bit checksum over the boot parameters data section (LSB first)

When writing to or reading from the storage area, you can only read ore write chunks of 16 bytes at a time. For this reason, the IPMC memory is divided into numbered blocks of 16 bytes which need to be addressed individually. For this purpose the "block selector" field in the request data field is used.

7.15 BOOT DEVICE REDIRECTION (BDR)

The IPMC enables the ATCA-9305 to recover from monitor corruption by booting from a redundant copy in another flash device. The mechanism relies on an IPMC software internal watchdog to expire when corrupted code fails to reset the timer. This watchdog begins counting down as soon as the payload is power cycled or reset. If the timer expires (approximately 30 seconds), the boot redirection will activate and the board will reset. Following this automatic reset, IPMC will attempt to boot from the next flash device according to Figure 7-4. This sequence will continue until a valid boot image clears the watchdog.

The boot redirection order is configurable via the bootdev command. If a shunt is present on J9 [1:2], the ATCA-9305 boots from socket. When forcing boot from the socket, use bootdev and reset from the command line to test boot from a flash device. If shunt is not installed on J9 [1:2], the ATCA-9305 follows the default boot redirection shown in Figure 7-4. Also reference the "Boot Device Redirection" register.



The System Management IPMC can override the BDFR and swap the flash banks (from 1 to 2, or 2 to 1).




Figure 7-4 Boot Device Diagram



The Boot Device Redirection mechanism is disabled when booting from the 512 KB socketed flash.

Payload Reset

Management
Controller

Power Good

Force Boot Socket

Payload Reset Indication

Payload Reset Indication

Payload Reset Indication Clear

Figure 7-5 Boot Redirection Control Diagram

Management Controller:

The controller provides a signals to reset the payload.

Payload

This provides signals to the controller indicating when the payload has reset for any reason, that the payload is powered, and that the payload has finished its monitor booting sequence. By default, a powered payload enables the watchdog and disables when the payload is not powered.

I²C Port Expander

The I^2C port expander provides signals to the payload to define the boot device selection (boot select [1 and 2]) and to clear the payload reset indication. The I^2C port expander communicates with the controller via a private I^2C .

Payload Reset

This signal is used by the management controller to reset the payload.

Monitor Booted

This signal indicates to the management controller that a valid monitor image has finished booting and the watchdog can be disabled.

Power Good

This signal indicates to the management controller that the payload is powered. When payload power is applied, the BMC watchdog will start.

Force Boot Socket

If a shunt is present on J9 [1:2], the controller sets the boot location to socket flash with this signal.

Payload Reset Indication

When reset, this signal is held high by the payload until it is cleared by the IPMC using the payload reset indication clear signal.

Boot Select []

These signals select the boot device.

Payload Reset Indication Clear

This signal clears the payload reset indication.

7.16 MESSAGE LISTENERS

Payload port dynamic control can be implemented via message listeners. The payload can add itself as a message listener to any message destined for the IPMC target either over IPMB-0 or the payload serial interface. When the IPMC receives a subscribed message, the IPMC firmware copies the message into the payload's LUN-10 Receive Message Queue and notifies the payload via an unprintable character (ASCII 07, BELL). The payload receives the message as described in "Message Bridging." The message listener list is only eight entries long. The payload can add/remove/get list at any time.



The message listener list is not persistent across IPMC reboots.

7.16.1 Add Message Listener

The Add Message Listener command adds a specified Network Function and Command to the Message Listener List. The command returns completion code (0x00) and IANA. If this command does not complete successfully (e.g., due to a full list), it returns 0xCD and IANA.

Table 7-43 Add Message Listener Command

Туре	Byte	Data Field
Request Data	1:3	Artesyn Embedded Technologies - Embedded Computing Inc. IANA Private Enterprise ID
		0x0065CD = 26061 (Artesyn Embedded Technologies - Embedded Computing Inc.)
		LSB Byte first:byte 1 = CD, byte 2 = 65, byte 3 = 00
	4	Network function to add
	5	Command to add
Response Data	1	Completion Code

Table 7-43 Add Message Listener Command (continued)

Туре	Byte	Data Field
	2:4	Artesyn Embedded Technologies - Embedded Computing Inc. IANA Private Enterprise ID
		0x0065CD = 26061 (Artesyn Embedded Technologies - Embedded Computing Inc.)
		LSB Byte first:byte 2 = CD, byte 3 = 65, byte 4 = 00

7.16.2 Remove Message Listener

The Remove Message Listener command removes a specified Network Function and Command from the Message Listener List. The command returns completion code (0x00) and IANA. If this command does not complete successfully (e.g., if the Network Function and Command are not in the list), it returns 0xCD and IANA.

Table 7-44 Remove Message Listener Command

Туре	Byte	Data Field
Request Data	1:3	Artesyn Embedded Technologies - Embedded Computing Inc. IANA Private Enterprise ID 0x0065CD = 26061 (Artesyn Embedded Technologies - Embedded Computing Inc.)
		LSB Byte first:byte 1 = CD, byte 2 = 65, byte 3 = 00
	4	Network function to add
	5	Command to remove
Response Data	1	Completion Code
	2:4	Artesyn Embedded Technologies - Embedded Computing Inc. IANA Private Enterprise ID
		0x0065CD = 26061 (Artesyn Embedded Technologies - Embedded Computing Inc.)
		LSB Byte first:byte 2 = CD, byte 3 = 65, byte 4 = 00

7.16.3 Get Message Listener List

The Get Message Listener List command returns the entire list of subscribed Message Listeners. The command returns completion code (0x00) and IANA.

Table 7-45 Get Message Listener List Command

Туре	Byte	Data Field
Request Data	1:3	Artesyn Embedded Technologies - Embedded Computing Inc. IANA Private Enterprise ID 0x0065CD = 26061 (Artesyn Embedded Technologies - Embedded Computing Inc.) LSB Byte first:byte 1 = CD, byte 2 = 65, byte 3 = 00
Response Data	1	Completion Code
	2:4	Artesyn Embedded Technologies - Embedded Computing Inc. IANA Private Enterprise ID 0x0065CD = 26061 (Artesyn Embedded Technologies - Embedded Computing Inc.) LSB Byte first:byte 2 = CD, byte 3 = 65, byte 4 = 00
	5	Network function for listener 0
	6	Command for listener 0
	7	Network function for listener 1
	8	Command for listener 1
	9	Network function for listener 2
	10	Command for listener 2
	11	Network function for listener 3
	12	Command for listener 3
	13	Network function for listener 4
	14	Command for listener 4
	15	Network function for listener 5
	16	Command for listener 5
	17	Network function for listener 6
	18	Command for listener 6

Table 7-45 Get Message Listener List Command (continued)

Туре	Byte	Data Field
	19	Network function for listener 7
	20	Command for listener 7

7.17 System Firmware Progress Sensor

The Update System Firmware Progress Sensor command sets the values for the Firmware Progress Sensor using sensor codes from the IPMI Intelligent Platform Management Interface Specification, specifically (System Firmware Progress" within Table 42-3 in Section 42.2 "Sensor Type Codes and Data.")

The command returns 0xC0 when the IPMC is busy and will retry until the command is successful. If this command returns 0xCC, the sensor ID is invalid. There is only one sensor on the board, so the sensor ID should always be "0". When updated, the shelf manager is notified.

Table 7-46 Update System Firmware Progress Sensor Command

Туре	Byte	Data Field	
Request Data	1:3	Artesyn Embedded Technologies - Embedded Computing Inc. IANA Private Enterprise ID 0x0065CD = 26061 (Artesyn Embedded Technologies - Embedded Computing Inc.)	
		LSB Byte first:byte 1 = CD, byte 2 = 65, byte 3 = 00	
	4	0 (The sensor ID)	
	5	Flags: reserved to 0	
	6	Offset in specification Valid offsets: 0, 1, 2	
	7	Event Data 2; content to be added into the second byte of event dat per the IPMI specification	
Response Data	1	Completion Code	
	2:4	Artesyn Embedded Technologies - Embedded Computing Inc. IANA Private Enterprise ID	
		0x0065CD = 26061 (Artesyn Embedded Technologies - Embedded Computing Inc.)	
		LSB Byte first:byte 2 = CD, byte 3 = 65, byte 4 = 00	

7.18 Entities and Entity Associations

The AdvancedTCA specification (see PICMG Engineering Change Notice 3.0 listed in Table A-2) uses Entity IDs and Instances to describe physical components associated with FRUs. Device-relative Entities are unique to a specific IPMC and are referenced as follows in the specification:

r(<ipmb>,<lun>,<Entity ID>,<Entity Instance - 60>)

Using this terminology, a ATCA-9305 installed in Logical Slot 1 has the following description in Figure 7-6.

Figure 7-6 IPMB Entity Structure

```
FRU 0 r(82, 0, A0, 0)
          Inflow Temp
          Outflow Temp
         Hot Swap
         IPMB Physical
         BMC Watchdog
         F/W Progress
         SDRAM POST
         IIC Bus POST
         Flash POST
         EthSwitch POST
         Version change
         Async Pld Rst
         Payload Power
   r(82, 0, 03, 0) - Cavium 1
         Cavium 1 Temp
         Cav1 SDRAM POST
         Cav1 IIC POST
         Cav1 Boot
   r(82, 0, 03, 1) - Cavium 2
         Cavium 2 Temp
         Cav2 SDRAM POST
         Cav2 IIC POST
         Cav2 Boot
    r(82, 0, 14, 0) - Power Module
         -48V
         -48V Curr
         -48V Src A
         -48V Src B
         +3.3V Mgmt
         +12V Payload
         +12V Curr
FRU 1 r(82, 0, C0, 1) RTM
         RTM Hot Swap
```

7.19 Sensors and Sensor Data Records

The ATCA-9305 implements a number of sensors as described in the following tables. All values are hexadecimal.

Table 7-47 IPMI Threshold Sensors

Name	Sensor Type	Event Reading Type	Entity ID	Entity Instance	Event Gen
Inflow Temp	Temperature = 01	Threshold = 01	0xA0	0x60	Yes
Outflow Temp	Temperature = 01	Threshold = 01	0xA0	0x60	Yes
Cavium 1 Temp	Temperature = 01	Threshold = 01	0x03	0x60	Yes
Cavium 2 Temp	Temperature = 01	Threshold = 01	0x03	0x61	Yes
-48V	Voltage = 02	Threshold = 01	0x14	0x60	Yes
-48V Curr	Current = 03	Threshold = 01	0x14	0x60	Yes
-48V Src A	Voltage = 02	Threshold = 01	0x14	0x60	Yes
-48V Src B	Voltage = 02	Threshold = 01	0x14	0x60	Yes
+3.3V Mgmt	Voltage = 02	Threshold = 01	0x14	0x60	Yes
+12V Payload	Voltage = 02	Threshold = 01	0x14	0x60	Yes
+12V Curr	Current = 03	Threshold = 01	0x14	0x60	Yes

Table 7-48 IPMI Discrete Sensors

Name	Sensor Type	Event Reading Type	Entity ID	Entity Instance	Event Gen
Hot Swap	Hot Swap = F0	Sensor specific discrete = 6F	0xA0	0x60	Yes
RTM Hot Swap	Hot Swap = F0	Sensor specific discrete = 6F	0xC0	0x61	Yes
IPMB Physical	IPMB Link = F1	Sensor specific discrete = 6F	0xA0	0x60	Yes
BMC Watchdog	Watchdog2 = 23	Sensor specific discrete = 6F	0xA0	0x60	Yes

Table 7-48 IPMI Discrete Sensors (continued)

Name	Sensor Type	Event Reading Type	Entity ID	Entity Instance	Event Gen
F/W Progress	System Firmware Progress = 0F	Sensor specific discrete = 6F	0xA0	0x60	Yes
SDRAM POST	Memory = 0C	Sensor specific discrete = 6F	0xA0	0x60	Yes
IIC Bus POST	Processor = 07	Predictive-failure Discrete = 04	0xA0	0x60	Yes
Flash POST	Memory = 0C	Sensor specific discrete = 6F	0xA0	0x60	Yes
EthSwitch POST	Chip Set	Predictive-failure Discrete = 04	0xA0	0x60	Yes
Cav1 SDRAM POST	Memory = 0C	Sensor specific discrete = 6F	0x03	0x60	Yes
Cav1 IIC POST	Processor = 07	Predictive-failure Discrete = 04	0x03	0x60	Yes
Cav1 Boot	Processor = 07	Predictive-failure Discrete = 04	0x03	0x60	Yes
Cav2 SDRAM POST	Memory = 0C	Sensor specific discrete = 6F	0x03	0x61	Yes
Cav2 IIC POST	Processor = 07	Predictive-failure Discrete = 04	0x03	0x61	Yes
Cav2 Boot	Processor = 07	Predictive-failure Discrete = 04	0x03	0x61	Yes
Version change	Version Change	Sensor specific discrete = 6F	0xA0	0x60	Yes
Async Pld Rst	Power Supply = 08	Digital Discrete = 03	0xA0	0x60	Yes
Payload Power	Power Supply = 08	Digital Discrete = 03	0xA0	0x60	Yes

The IPMC implements a Device Sensor Data Record (SDR) Repository that contains SDRs for the IPMC, the FRU device, and each sensor. A system management controller may use the Get Device SDR command to read the repository and dynamically discover the capabilities of the board. Refer to the IPMI specification (listed in Table A-2) for more information on using Sensor Data Records and the Device SDR Repository.

Under certain circumstances, some sensors connected to the IPMC can generate Event Messages for the system management controller. To enable these messages, the system management controller must send a Set Event Receiver command to the IPMC, along with the address of the Event Receiver. Table 7-49 shows the format of an Event Message:

Table 7-49 Event Message Format

Byte ¹	Field	Description
0	RsSA	Responder's Slave Address (Address of Event Receiver)
1	NetFn/RsLUN	Net Function Code (0x04) in upper 6 bits; Responder's LUN in lower 2 bits
2	Chk 1	Checksum #1
3	RqSA	Requester's Slave Address (Address of our board on IPMB)
4	RqSeq/RqLUN	Request Sequence number in upper 6 bits; Requester's LUN in lower 2 bits
5	Cmd	Command (Always 0x02 for event message)
6	EvMRev	Event Message Revision (0x04 for IPMI 1.5)
7	Sensor Type	Indicates event class or type of sensor that generated the message
8	Sensor Number	A unique number indicating the sensor that generated the message
9	Event D ir/Event Type	Upper bit indicates direction (0 = Assert, 1 = Deassert); Lower 7 bits indicate type of threshold crossing or state transition
10	Event Data 0	Data for sensor and event type
11	Event Data 1	(Optional) Data for sensor and event type
12	Event Data 2	(Optional) Data for sensor and event type
13	Chk2	Checksum #2
Each by	te has eight bits.	

Event-generating sensors with a Threshold Event/Reading Type (0x01) initiate an event message when a sensor reading crosses the defined threshold. The default thresholds for a particular sensor are retrieved by sending the IPMC a Get Sensor Thresholds command. The system management controller must send the IPMC a Get Sensor Reading command to retrieve the current sensor reading. Refer to the IPMI specification listed in Table A-2 for complete details on using these commands.

7.20 FRU Inventory

The IPMC stores Field Replaceable Unit (FRU) information in its boot memory (SROM). The data structure contains information such as the product name, part number, serial number, manufacturing date, and E-keying information. Refer to the IPMI specification for complete details on the FRU data structure. Table 7-50 lists the general contents of the ATCA-9305's FRU information:

Table 7-50 FRU Definition

Item	Description
Common Header	
Version	Version number of the overall FRU data structure defined by the IPMI FRU specification
Internal Use Area	
Version	Version number of the Internal Use Area data structure defined by the IPMI FRU specification
Internal Use Size	0x100 bytes are allocated for customer use in this area
Board Information Area	
Version	Version number of the Board Information Area data structure defined by the IPMI FRU specification
Language Code	0x01 = English
Manufacturing Date/Time	Variable, expressed as the number of minutes since 12:00 AM on January 1, 1996
Board Manufacturer	"Emerson"
Board Product Name	"ATCA-9305"
Board Serial Number	Variable, formatted as "730-XXXX"
Board Part Number	Variable, formatted as "10XXXXXX-YY-Z"
FRU File ID	Variable, for example: "fru-info.inf"
Product Information Area	
Version	Version number of the Product Information Area data structure defined by the IPMI FRU specification
Language Code	0x01 = English

Table 7-50 FRU Definition (continued)

Item	Description
Manufacturer Name	"Emerson"
Product Name	"ATCA-9305"
Product Part/Model Number	Variable, formatted as "10XXXXXX-YY-Z"
Product Version	Not used, same information is provided by the part number
Product Serial Number	Variable, formatted as "730-XXXX"
Asset Tag	Not Used
FRU File ID	Variable, for example: "fru-info.inf"
MultiRecord Area	
E-Keying records	See "E-Keying"
Maximum Internal Current	"12.5 Amps"

7.21 E-Keying

This section details the interfaces governed by E-keying and the protocols they support. Specifically, this includes the interfaces implemented by this product and the E-keying definition that corresponds to each interface.

The IPMC supports E-keying for the ATCA-9305 per PICMG[®] ATCA 3.0, Revision 2.0 and PICMG 3.1, Revision 1.0 specifications The E-keying information is stored in the ATCA Point-to-Point Connectivity Record located in the Multi-Record area of the FRU Inventory Information (see *FRU Inventory* on page 207). The ATCA Point-to-Point Connectivity Record contains a Channel Descriptor list, where each Link Descriptor details one type of point-to-point protocol supported by the referenced channels.

The ATCA channel descriptors define the ATCA channels implemented on a module. Each channel has an arbitrary set of up to four ports. Channel descriptors map physical ports to logical entities known as lanes, see Table 7-51.



Certain Ethernet core switch and fat pipe switch module GbE switch ports are disabled due to lack of e-keying support in the monitor.

7.21.1 Base Point-to-Point Connectivity

The ATCA-9305 supports two 10/100/1000BASE-T ports on Base Interface Channels 0 and 1, and two 10 GbE XAUI ports to the Fabric channels. Depending on the board configuration, either two or six 10 GbE XAUI ports route to the optional rear transition module (RTM). see Table 7-51 shows the Point-to-point Connectivity Record Link Descriptors for the ATCA-9305.



For actual Point-to-Point connectivity Records for your configuration, query the IPMI controller.

Table 7-51 Link Description

Field	Value ¹	Description
Link Descriptor	000100000000Ь	Port 0 Enabled; Base Interface; Channel 1
Link Type	01h	PICMG 3.0 Base Interface 10/100/1000BASE-T
Link Type Extension	000Ь	
Link Grouping ID	00h	Independent Channel
Link Designator	000100000001b	Port 0 Enabled; Base Interface; Channel 2
Link Type	01h	PCIMG 3.0 Base Interface 10/100/1000BASE-T
Link Type Extension	0000Ь	
h = hexadecimal, b = binary		

Field	Value ¹	Description
Link Grouping ID	00h	Independent Channel
Link Designator	000110000001b	Port 0 Enabled; Update Channel Interface; Channel 1
Link Type	01h	PICMG 3.1 Ethernet Fabric Interface
Link Type Extension	0000Ь	Fixed 1000BASE-BX
Link GroupingID	00h	Independent Channel
h = hexadecimal, b = l	pinary	

7.22 HPM.1 Firmware Upgrade

The ATCA-9305 IPMC firmware supports a reliable field upgrade procedure compliant with the HPM.1 specification. The prominent features of the firmware upgrade procedure are:

- The upgrade can be performed either over the payload serial interface or IPMB-0.
- The upgrade procedure is performed while the ATCA-9305 is online and operating normally.
- The upgrades are reliable. A failure in the download (error or interruption) does not disturb the ATCA-9305's ability to continue using the "old" firmware or its ability to restart the download process.
- The upgrades are reversible. The ATCA-9305 IPMC automatically reverts back to the previous firmware if there is a problem when first running the new code, and can be reverted manually using the HPM.1-defined Manual Rollback command.

7.22.1 HPM.1 Reliable Field Upgrade Procedure

The HPM.1 upgrade procedure is managed by a utility called the Upgrade Agent. The Impitool utility is used as an Upgrade Agent for upgrading the ATCA-9305 IPMC firmware.

The Upgrade Agent communicates with the IPMC firmware via the payload serial interface or IPMC-0, and uses the AdvancedTCA commands that are described in the HPM.1 specification for upgrading the firmware. Updated firmware is packed into an image formatted in compliance with the HPM.1 specification. That image is used by Upgrade Agent to prepare and upgrade the IPMC firmware. The HPM.1 upgrade procedure includes the following steps:

Preparation

This step erases the region in the flash memory where the component image will be written.

Component Upload

This step is designed to upload the component image via IPMB or payload interface and write it into the flash memory.

Component Activation

This step activates the previously upgraded component. This step can be deferred and performed later. For more details, refer to the HPM.1 specification listed in Table A-2.

7.23 IPMC Headers

This JTAG header (JP1) is available for in-system programming of the CPLD.

Table 7-52 IPMP CPLD JP1 Pin Assignments

Pin	Signal	Direction	Pin	Signal
1	CPLD_TCK	out	2	ground
3	CPLD_TDI	in	4	3_3V (fused)
5	CPLD_TMS	out	6	no connect
7	no connect	-	8	no connect
9	CPLD_TDO	out	10	ground

The EIA-232 debug serial port is accessible via the mini-B USB connector P4. Default port settings are: 115200 baud (optional 9600), 8 data bits, 1 stop bit, no parity, no flow control.

Table 7-53 IPMP EIA-232 P4 Pin Assignments

Pin	Signal	Pin	Signal
1	no connect	2	IPMP_RS_232_Rx
3	IPMP_RS_232_Tx	4	no connect
5	ground	6	ground

System Management

Table 7-53 IPMP EIA-232 P4 Pin Assignments (continued)

Pin	Signal	Pin	Signal
7	ground		

Back Panel Connectors

8.1 Overview

There are multiple connectors on the ATCA-9305, reference Figure 2-3 for their location. The back panel connectors, Zones 1 through 3, are described in this chapter. Whether individual back panel connectors are populated on the ATCA-9305 depends on the specific product configuration.

8.2 **ZONE 1**

Connector P10 provides the AdvancedTCA Zone 1 power (dual redundant -48 VDC) and system management connections. Four levels of sequential mating provide proper functionality during live insertion or extraction, see Table 8-1.

Figure 8-1 Zone 1 Connector, P10




Table 8-1 Zone 1 Connector, P10 Pin Assignments

Pin	Signal	Insertion Sequence
1	reserved	NA
2	reserved	NA
3	reserved	NA
4	reserved	NA
5	HA0	third
6	HA1	third

Table 8-1 Zone 1 Connector, P10 Pin Assignments (continued)

Pin Signal Insertion Sequence 7 HA2 third 8 HA3 third 9 HA4 third 10 HA5 third 11 HA6 third 12 HA7 (odd parity bit) third 13 IPMBA_SCL third 14 IPMBA_SDA third 15 IPMBB_SCL third 16 IPMBB_SDA third 17 no connect third 18 no connect third 19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth 28 -48RTNA first	Di-	C:I	I
8 HA3 third 9 HA4 third 10 HA5 third 11 HA6 third 12 HA7 (odd parity bit) third 13 IPMBA_SCL third 14 IPMBA_SDA third 15 IPMBB_SCL third 16 IPMBB_SDA third 17 no connect third 18 no connect third 19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	Pin	Signal	Insertion Sequence
9 HA4 third 10 HA5 third 11 HA6 third 12 HA7 (odd parity bit) third 13 IPMBA_SCL third 14 IPMBA_SDA third 15 IPMBB_SCL third 16 IPMBB_SDA third 17 no connect third 18 no connect third 19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	7	HA2	
10 HA5 third 11 HA6 third 12 HA7 (odd parity bit) third 13 IPMBA_SCL third 14 IPMBA_SDA third 15 IPMBB_SCL third 16 IPMBB_SDA third 17 no connect third 18 no connect third 19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	8	HA3	third
11 HA6 third 12 HA7 (odd parity bit) third 13 IPMBA_SCL third 14 IPMBA_SDA third 15 IPMBB_SCL third 16 IPMBB_SDA third 17 no connect third 18 no connect third 19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	9	HA4	third
12 HA7 (odd parity bit) third 13 IPMBA_SCL third 14 IPMBA_SDA third 15 IPMBB_SCL third 16 IPMBB_SDA third 17 no connect third 18 no connect third 19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	10	HA5	third
13 IPMBA_SCL third 14 IPMBA_SDA third 15 IPMBB_SCL third 16 IPMBB_SDA third 17 no connect third 18 no connect third 19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	11	HA6	third
14 IPMBA_SDA third 15 IPMBB_SCL third 16 IPMBB_SDA third 17 no connect third 18 no connect third 19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	12	HA7 (odd parity bit)	third
15 IPMBB_SCL third 16 IPMBB_SDA third 17 no connect third 18 no connect third 19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	13	IPMBA_SCL	third
16 IPMBB_SDA third 17 no connect third 18 no connect third 19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	14	IPMBA_SDA	third
17 no connect third 18 no connect third 19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	15	IPMBB_SCL	third
18no connectthird19no connectthird20no connectthird21no connectthird22no connectthird23no connectthird24no connectthird25P10_CHS_GNDfirst26Logic groundfirst27ENABLE_Bfourth	16	IPMBB_SDA	third
19 no connect third 20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	17	no connect	third
20 no connect third 21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	18	no connect	third
21 no connect third 22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	19	no connect	third
22 no connect third 23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	20	no connect	third
23 no connect third 24 no connect third 25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	21	no connect	third
24no connectthird25P10_CHS_GNDfirst26Logic groundfirst27ENABLE_Bfourth	22	no connect	third
25 P10_CHS_GND first 26 Logic ground first 27 ENABLE_B fourth	23	no connect	third
26 Logic ground first 27 ENABLE_B fourth	24	no connect	third
27 ENABLE_B fourth	25	P10_CHS_GND	first
	26	Logic ground	first
28 -48RTNA first	27	ENABLE_B	fourth
	28	-48RTNA	first
29 -48RTNB first	29	-48RTNB	first
30 no connect first	30	no connect	first
31 no connect first	31	no connect	first
32 ENABLE_A fourth	32	ENABLE_A	fourth
33 -48A second	33	-48A	second

Table 8-1 Zone 1 Connector, P10 Pin Assignments (continued)

Pin	Signal	Insertion Sequence
34	-48B	third

8.3 **Zone 2**

Zone 2 (ZD) defines backplane connector J23, which supports the data transport interface. The Zone 2 connector array supports four interfaces to the AdvancedTCA backplane:

- Base Node Interface (J23) supports two Base channels (10/100/1000 BASE-T)
- Fabric Interface (J23) supports two Fabric channels (10GbE)

Figure 8-2 Zone 2 and 3 Connectors; J23, J30-J31




Table 8-2 Zone 2 Connector, J23 Pin Assignments

Row	Interface	AB		CD		EF		GH	
1	Fabric Channel 2	TX2+	TX2-	RX2+	RX2-	TX3+	TX3-	RX3+	RX3-
2		TX0+	TX0-	RX0+	RX0-	TX1+	TX1-	RX1+	RX1-
3	Fabric Channel 1	TX2+	TX2-	RX2+	RX2-	TX3+	TX3-	RX3+	RX3-
4		TX0+	TX0-	RX0+	RX0-	TX1+	TX1-	RX1+	RX1-

Table 8-2 Zone 2 Connector, J23 Pin Assignments (continued)

Row	Interface	AB		CD		EF		GH	
5	Base Channel 1	TRD0+	TRD0-	TRD1+	TRD1-	TRD2+	TRD2-	TRD3+	TRD3-
6	Base Channel 2	TRD0+	TRD0-	TRD1+	TRD1-	TRD2+	TRD2-	TRD3+	TRD3-
7-10	na		no connect						

8.4 **Zone 3**

These optional Zone 3 type A connectors, J30, J31, and J33, support a Rear Transition Module (RTM). I/O signals are routed through Zone 3 connectors to the RTM to allow servicing the ATCA-9305 without using cable assemblies. Connectors J30 and J31 use the same ZD connector as Zone 2. See Figure 8-3 for the J33 connector.

Table 8-3 Zone 3 Connector, J30 Pin Assignments

	Α	В	С	D	E	F	G	Н
1	RTM_10G	RTM_10G	PQ_PCIE_	PQ_PCIE_	RTM_10G	RTM_10G	PQ_PCIE_	PQ_PCIE_
	1_RX0_P	1_RX0_N	RXD3_P	RXD3_N	2_RX0_P	2_RX0_N	TXD3_P	TXD3_N
2	RTM_10G	RTM_10G	PQ_PCIE_	PQ_PCIE_	RTM_10G	RTM_10G	PQ_PCIE_	PQ_PCIE_
	1_RX1_P	1_ RX1_N	RXD2_P	RXD2_N	2_RX1_P	2_RX1_N	TXD2_P	TXD2_N
3	RTM_10G	RTM_10G	PQ_PCIE_	PQ_PCIE_	RTM_10G	RTM_10G	PQ_PCIE_	PQ_PCIE_
	1_RX2_P	1_RX2_N	RXD1_P	RXD1_N	2_RX2_P	2_RX2_N	TXD1_P	TXD1_N
4	RTM_10G	RTM_10G	PQ_PCIE_	PQ_PCIE_	RTM_10G	RTM_10G	PQ_PCIE_	PQ_PCIE_
	1_RX3_P	1_RX3_N	RXD0_P	RXD0_N	2_RX3_P	2_RX3_N	TXD0_P	TXD0_N
5	RTM_10G 1_TX0_P	RTM_10G 1_TX0_P	PCIE_ REFCLKF_P	PCIE_ REFCLKF_ N	RTM_10G 2_TX0_P	RTM_10G 2_TX0_N	no connect	no connect
6	RTM_10G	RTM_10G	no	no	RTM_10G	RTM_10G	no	no
	1_ TX1_P	1_TX1_N	connect	connect	2_TX1_P	2_TX1_N	connect	connect
7	RTM_10G	RTM_10G	no	no	RTM_10G	RTM_10G	no	no
	1_TX2_P	1_TX2_N	connect	connect	2_TX2_P	2_TX2_N	connect	connect

Table 8-3 Zone 3 Connector, J30 Pin Assignments (continued)

	A	В	С	D	E	F	G	Н
8	RTM_10G 1_ TX3_P	RTM_10G 1_ TX3_N	no connect	no connect	RTM_10G 2_TX3_P	RTM_10G 2_TX3_N	no connect	no connect
9	RTM_ID3	RTM_ID2	no connect	no connect	RTM_ GPIO3	RTM_ GPIO2	RTM_ GPIO7	RTM_ GPIO6
10	RTM_ID1	RTM_ID0	SW_MDC	SW_MDIO	RTM_ GPIO1	RTM_ GPIO0	RTM_ GPIO5	RTM_ GPIO4

Table 8-4 Zone 3 Connector, J31 Pin Assignments

	A	В	С	D	E	F	G	Н
1	RTM_10G3	RTM_10G3	RTM_10G5	RTM_10G5	RTM_10G4	RTM_10G4	RTM_10G6	RTM_10G6
	_RX0_P	_RX0_N	_RX0_P	_RX0_N	_RX0_P	_RX0_N	_RX0_P	_RX0_N
2	RTM_10G3	RTM_10G3	RTM_10G5	RTM_10G5	RTM_10G4	RTM_10G4	RTM_10G6	RTM_10G6
	_RX1_P	_RX1_N	_RX1_P	_RX1_N	_RX1_P	_RX1_N	_RX1_P	_RX1_N
3	RTM_10G3	RTM_10G3	RTM_10G5	RTM_10G5	RTM_10G4	RTM_10G4	RTM_10G6	RTM_10G6
	_RX2_P	_RX2_N	_RX2_P	_RX2_N	_RX2_P	_RX2_N	_RX2_P	_RX2_N
4	RTM_10G3	RTM_10G3	RTM_10G5	RTM_10G5	RTM_10G4	RTM_10G4	RTM_10G6	RTM_10G6
	_RX3_P	_RX3_N	_RX3_P	_RX3_N	_RX3_P	_RX3_N	_RX3_P	_RX3_N
5	RTM_10G3	RTM_10G3	RTM_10G5	RTM_10G5	RTM_10G4	RTM_10G4	RTM_10G6	RTM_10G6
	_TX0_P	_TX0_N	_TX0_P	_TX0_N	_TX0_P	_TX0_N	_TX0_P	_TX0_N
6	RTM_10G3	RTM_10G3	RTM_10G5	RTM_10G5	RTM_10G4	RTM_10G4	RTM_10G6	RTM_10G6
	_TX1_P	_TX1_N	_TX1_P	_TX1_N	_TX1_P	_TX1_N	_TX1_P	_TX1_N
7	RTM_10G3	RTM_10G3	RTM_10G5	RTM_10G5	RTM_10G4	RTM_10G4	RTM_10G6	RTM_10G6
	_TX2_P	_TX2_N	_TX2_P	_TX2_N	_TX2_P	_TX2_N	_TX2_P	_TX2_N
8	RTM_10G3	RTM_10G3	RTM_10G5	RTM_10G5	RTM_10G4	RTM_10G4	RTM_10G6	RTM_10G6
	_TX3_P	_TX3_N	_ TX3_P	_TX3_N	_TX3_P	_TX3_N	_TX3_P	_TX3_N
9	no connect							
10	no connect							

Figure 8-3 Zone 3 Connector, J33




Table 8-5 Zone 3 Connector, J33 Pin Assignments

Pin	A	В	С	D
1	RTM_ENABLE	RTM_PS1_CONN*	PQ_CONSOLE_RX_ M	RTM_PB_RST*
2	RTM_PP_PWRGD	RTM_HS_LED	PQ_CONSOLE_TX_ M	RTM_E_HANDLE
3	RTM_MP_PWRGD	IPMB_RTM_SCL_BU FF	no connect	RTM_RST*
4	no connect	IPMB_RTM_SDA_BU FF	3_3V_MP_RTM	3_3V_MP_RTM
5	ground	ground	ground	ground
6	12V_RTM	12V_RTM	12V_RTM	12V_RTM

Management Processor Monitor

9.1 Overview

The ATCA-9305 monitor is based on the Embedded PowerPC Linux Universal Boot (U-Boot) Project program, available under the GNU General Public License (GPL). For instructions on how to obtain the source code for this GPL program, please visit www.artesyn.com.

This chapter describes the monitor's basic features, operation, and configuration sequences. This chapter also serves as a reference for the monitor commands and functions.

9.2 Command-Line Features

The ATCA-9305 monitor uses a command-line interface with the following features:

Auto-Repeat

After entering a command, you can re-execute it simply by pressing the ENTER or RETURN key.

Command History

Recall previously entered commands using the up and down arrow keys.

TFTP Boot

You can use the TFTP protocol to load application images via Ethernet into the ATCA-9305's memory.

Auto-Boot

You can store specific boot commands in the environment to be executed automatically after reset.

Flash Programming

You can write application images into flash via the U-Boot command line. The upper 1 MB at the base of flash and 128 KB of each flash bank is reserved for the monitor and environment variables (see "MPC8548 Memory Map"). One megabyte is reserved at the second bank of flash. The moninit command will load both banks of flash with the monitor and default environment variables.

Management Processor Monitor

At power-up or after a reset, the monitor runs diagnostics and reports the results in the start-up display, see Figure 9-1. During the power-up sequence, the monitor configures the board according to the environment variables (see "MPC8548 Environment Variables" on MPC8548 Environment Variables on page 260). If the configuration indicates that autoboot is enabled, the monitor attempts to load the application from the specified device. If the monitor is not configured for autoboot or a failure occurs during power-up, the monitor enters normal command-line mode. Also, the optional "e-keying" environment variable enables connections at power-up, for debug purposes only, to the Update Channel and payload ports that go off the ATCA-9305. See Table 9-7 for more information.

The monitor command prompt in Figure 9-1 is the result of a successful hardware boot of the ATCA-9305.

Figure 9-1 Example MPC8548 Monitor Start-up Display

```
U-Boot 1.1.4 (Jan 8 2007 - 16:07:48)1.0
  Hardware initialization
                            8548_E, Version: 2.0, (0x80390020)
                      CPU:
                      Core: E500, Version: 2.0, (0x80210020)
                      Clock Configuration:
                            CPU: 999 MHz, CCB: 399 MHz,
                            DDR: 199 MHz, LBC: 49 MHz
                      Board: ATCA-9305 ATCA Blade
                            Emerson Network Power, Embedded Computing Inc.
                            cPLD Ver: 2
                      I2C:
                            ready
                      Clearing ALL of memory
                      DRAM: 512 MB
                      Testing Top 1M Area of DRAM.....PASSED
                      Relocating code to RAM
                      FLASH: [4MB@e0000000][4MB@e1000000]8 MB
                      L2 cache: enabled
                      In: serial
                      Out: serial
                      Err: serial
                      Ser#: 1096
                      Diags Mem:
                                             PASSED
                      Diags I2C:
                                             PASSED
                      Diags Flash:
                                             PASSED
                      BootDev: Socket
                      I-cache enabled
                      D-cache enabled (write-through)
                      L2 cache enabled. (L2CTL: 0xa0000000)
                      (write-through)
                      IPMC: v0.1.1
                      DOC: Turbo Mode
                      Net: eTSEC1, eTSEC2
Monitor command prompt
                      ATCA-9305 (Mon 1.0) =>
```

This prompt is also displayed as an indication that the monitor has finished executing a command or function invoked at the command prompt (except when the command loads and jumps to a user application). The hardware product name (ATCA-9305), and current software version number are displayed in the prompt.

Prior to the console port being available, the monitor will display a four-bit hexadecimal value on LED1 through LED4 to indicate the power-up status (see Table 9-1). See Figure 2-7 for the debug LED locations. In the event of a specific initialization error, the LED pattern will be displayed and the board initialization will halt.

Table 9-1 Debug LED Codes

LED Code Power-up Status		LED Value
BOARD_PRE_INIT	start booting, setup BATs done	0x01
SERIAL_INIT	console init done	0x02
CHECKBOARD	get processor and bus speeds done	0x03
SDRAM_INIT	RAM / ECC init done	0x04
AFTER_RELOC	U-Boot relocated to RAM done	0x05
MISC_R	final init including Ethernet done	0x06
GONE_TO_PROMPT	-	0x00


9.3 Basic Operation

The monitor performs various configuration tasks upon power-up or reset. This section describes the monitor operation during initialization of the ATCA-9305 board. The flowchart (see Figure 9-2) illustrates the power-up and global reset sequence (bold text indicates environment variables).

9.3.1 Power-up/Reset Sequence

The ATCA-9305 monitor follows the boot sequence in Figure 9-2 before auto-booting the operating system or application software. At power-up or board reset, the monitor performs hardware initialization, diagnostic routines, autoboot procedures, free memory initialization, and if necessary, invokes the command line. See Fig. Figure 3-4 for the Cavium CN5860 processor boot sequence. See Table 9-6 for default environment variables settings.

Figure 9-2 Power-up/Reset Sequence Flowchart



9.3.2 POST Diagnostic Results

The ATCA-9305 Power-On Self-Test (POST) diagnostic results are stored as a 32-bit value in I2C NVRAM at the offset 0x07F0-0x07FF. Each bit indicates the result of a specific test, therefore this field can store the results of up to 32 diagnostic tests. Table 9-2 assigns the bits to specific tests.

Table 9-2 POST Diagnostic Results-Bit Assignments

Bit	Diagnostic Test	Description	Value
0	SDRAM	Verify address and data lines are intact	
1	Flash	Verify size and initialization of soldered flash	
2	I ² C	Verify all local I2C devices are connected to the I2C bus	
3	Ethernet Switch	Verify PCI communication with switch	0 Passed the test
4	Reserved		1 Failure detected
5	PCle Time-out	PCIe enumeration skipped by user	
6	DOC Embedded Flash Drive (EFD)	Verify presence and ability to access configuration space of DOC	
7	Cavium 1 Presence	Verify presence and ability to communicate via PCI bus with Cavium 1	
8	Cavium 2 Presence	Verify presence and ability to communicate via PCI bus with Cavium 2	
9-31	Reserved		

9.3.3 Monitor SDRAM Usage

Monitor SDRAM usage is typically around 1 MB for monitor code and stack support. Please note that the monitor stack grows downward from below where the monitor code resides (in the upper 512 KB). The monitor C stack will typically not grow beyond 512 KB, therefore the upper 1 MB of SDRAM is reserved for monitor use.



The monitor has the ability to preserve (not overwrite) areas of memory defined by the pramenvironment variable.



A CAUTION

Any writes to these areas can cause unpredictable operation of the monitor.

9.4 Monitor Recovery and Updates

This section describes how to recover and/or update the monitor, given one or more of the following conditions:

- If there is no console output, the monitor may be corrupted and need recovering (see the "Recovering the Monitor" section).
- If the monitor still functions, but is not operating properly, then you may need to reset the environment variables (see the "Resetting Environment Variables" section).
- If you are having Ethernet problems in the monitor, you may need to set the serial number, since the MAC address is calculated from the serial number variable.

Recovering the Monitor

- 1. Make sure that a monitor ROM device is installed in the PLCC socket on the ATCA-9305.
- 2. Verify there is a shunt on J9, across pins 1 and 2.
- 3. Issue the following command, where serial_number is the board's serial number, at the monitor prompt:

```
ATCA-9305 (1.0) => moninit serial_number moninit will also reset environment variables to the default state.
```

4. To boot from soldered flash, power down the board and remove the shunt from J9, pins 1 and 2.

The monitor always resides in the top 1MB block of NOR flash (banks 1 and 2) as shown in Table 9-3.

Address Range (hex)	Device
F3F8,0000-F400,0000	Monitor Location in Flash Bank2
F3B8,0000-F3C0,0000	Monitor Location in Flash Bank1
F3B7,0000-F3B7,1000	Environment Variables
F3F7,0000-F3F7,1000	Redundant Environment Variables

9.4.1 Resetting Environment Variables

To restore the monitor's standard environment variables, execute the following commands and insert the appropriate data in the italicized fields:

```
ATCA-9305 (1.0) => moninit serial number noburn
```



Press the 's' key on the keyboard during reset to force the default environment variables to be loaded. See "MPC8548 Environment Variables" for more information.

Optionally, save your settings:

```
ATCA-9305 (1.0) => saveenv
```

9.4.2 Updating the Monitor via TFTP

To update the monitor via TFTP, ensure that an appropriate VLAN is set up in the Ethernet switch (see the ATCA-9305 Quick Start Guide, #10009110-xx) and execute the following commands, inserting the appropriate data in the italicized fields:

If necessary, edit your network settings:

```
ATCA-9305 (1.0) => setenv ipaddr 192.168.1.100

ATCA-9305 (1.0) => setenv gatewayip 192.168.1.1

ATCA-9305 (1.0) => setenv netmask 255.255.255.0

ATCA-9305 (1.0) => setenv serverip 10.64.16.168

ATCA-9305 (1.0) => setenv ethport eTSEC1
```

Optionally, save your settings:

```
ATCA-9305 (1.0) => saveenv
```

TFTP the new monitor (binary) image to memory location 0x100000:

```
ATCA-9305 (1.0) => tftpboot 100000 path_to_file_on_tftp_server
```

Update the monitor:

```
ATCA-9305 (1.0) => moninit serial_number 100000
```

If moninit() fails, burn the new monitor to a ROM and follow the recovery steps in the "Recovering the Monitor" section.

9.5 Monitor Command Reference

This section describes the syntax and typographic conventions for the ATCA-9305 monitor commands. Subsequent sections in this chapter describe individual commands, which fall into the following categories: boot, memory, flash, environment variables, test, and other commands.

9.5.1 Command Syntax

The monitor uses the following basic command syntax:

```
<Command> <argument 1> <argument 2> <argument 3>
```

- The command line accepts three different argument formats: string, numeric, and symbolic. All command arguments must be separated by spaces with the exception of argument flags, which are described below.
- Monitor commands that expect numeric arguments assume a hexadecimal base.
- All monitor commands are case sensitive.
- Some commands accept flag arguments. A flag argument is a single character that begins with a period (.). There is no white space between an argument flag and a command. For example, md.b 80000 is a valid monitor command, while md .b 80000 is not.
- Some commands may be abbreviated by typing only the first few characters that uniquely
 identify the command. For example, you can type h instead of help. However, commands
 cannot be abbreviated when accessing online help. You must type help and the full
 command name.

9.5.2 Command Help

Access all available monitor commands by pressing the ? key or entering help. Access the monitor online help for individual commands by typing help <command>. The full command name must be entered to access the online help.

9.5.3 Typographic Conventions

In the following command descriptions, text in Courier shows the command format. Square brackets [] enclose optional arguments, and angled brackets <> enclose required arguments. Italic type indicates a variable or field that requires input.

9.6 Boot Commands

The boot commands provide facilities for booting application programs and operating systems from various devices.

9.6.1 **bootd**

Execute the command stored in the bootcmd environment variable.

Definition

bootd

9.6.2 bootelf

The bootelf command boots from an ELF image in memory, where address is the load address of the ELF image.

Definition

```
bootelf [ address ]
```

9.6.3 bootm

The bootm command boots an application image stored in memory, passing any entered arguments to the called application. When booting a Linux kernel, arg can be the address of an initrd image. If addr is not specified, the environment variable loadaddr is used as the default.

Definition

```
bootm [addr [arg ...]]
```

9.6.4 bootp

The bootp command boots an image via a network connection using the BootP/TFTP protocol. If loadaddress or bootfilename is not specified, the environment variables loadaddr and bootfile are used as the default.

Definition

bootp [loadAddress] [bootfilename]

To use network download commands (e.g., bootp, bootvx, rarpboot, tftpboot), the environment variables listed in Table 9-4 must be configured. To set a static IP, these environment variables must be specified through the command line interface.

Table 9-4 Static IP Ethernet Configuration

Environment Variable	Description		
ipaddr	Local IP address for the board		
serverip	TFTP/NFS server address		
netmask	Net mask		
gatewayip	Gateway IP address		
ethport	eTSEC1 default		
ethaddr ¹	MAC address		
Ensure that each MAC address on the network is unique.			

9.6.5 **booty**

The bootv command checks the checksum on the primary image (in flash) and boots it, if valid. If it is not valid, it checks the checksum on the secondary image (in flash) and boots it, if valid. If neither checksum is valid, the command returns back to the monitor prompt.

Definition

Verify bootup.

bootv

Write image to flash and update NVRAM.

bootv <primary | secondary > write <source > <dest > <size >

Update NVRAM based on image already in flash.

bootv <primary|secondary> update <source> <size>

Check validity of images in flash.

bootv <primary|secondary> check

9.6.6 **bootvx**

The bootvx command boots VxWorks[®] from an ELF image, where *address* is the load address of the VxWorks ELF image. To use this command, the environment variables listed in Table 9-4 must be configured.

Definition

bootvx [address]

9.6.7 dhcp

The dhcp command invokes a Dynamic Host Configuration Protocol (DHCP) client to obtain IP and boot parameters by sending out a DHCP request and waiting for a response from a server.

Definition

dhcp [loadaddress] [bootfilename]

To use the dhcp command, your DHCP server must be configured with the variables designated in Table 9-5.

Table 9-5 DHCP Ethernet Configuration

Environment Variable	Description	Value ¹
ipaddr	Local IP address for the board, configured by DHCP	e.g., 192.168.1.1
serverip	TFTP/NFS server address value must be configured after the DHCP IP address is acquired ²	e.g., 192.168.1.2

Table 9-5 DHCP Ethernet Configuration (continued)

Environment Variable	Description	Value ¹
netmask	Net mask, obtained by DHCP	-
gatewayip	Gateway IP address, obtained by DHCP	-
ethport	eTSEC1 default	-
ethaddr ³	MAC address	00:80:F9:xx:xx:xx
autoload ⁴	Boot image from TFTP server after DHCP acquisition	no



- Values for **ethaddr**, **netdev** and **autoload** are set by the user.
- The value obtained by the DHCP server may not be applicable to your development application.
- Ensure that each MAC address on the network is unique.
- If autoload is not set or configured to "yes," ensure that the DHCP provides proper information for autoboot. If proper autoboot information is not provided, an error may occur.

9.6.8 rarpboot

The rarpboot command boots an image via a network connection using the RARP/TFTP protocol. If loadaddress or bootfilename is not specified, the environment variables loadaddr and bootfile are used as the default. To use this command, the environment variables listed in Table 9-4 must be configured.

Definition

rarpboot [loadaddress] [bootfilename]

9.6.9 tftpboot

The tftpboot command loads an image via a network connection using the TFTP protocol. The environment variable's <code>ipaddr</code> and <code>serverip</code> are used as additional parameters to this command. If <code>loadaddress</code> or <code>bootfilename</code> is not specified, the environment variables <code>loadaddr</code> and <code>bootfile</code> are used as the default. To use this command, the environment variables listed in Table 9-4 must be configured.

The port used is defined by the ethport environment variable. If all is selected for ethport, the TFTP process will cycle through each port until a connection is found or all ports have failed.

Definition

tftpboot [loadaddress] [bootfilename]

9.7 File Load Commands

The file load commands load files over the serial port.

9.7.1 loadb

The loadb command loads a binary file over the serial port. The command takes two optional parameters:

offset

The address offset parameter allows the file to be stored in a location different than what is indicated within the binary file by adding the value off to the file's absolute address.

baudrate

The baudrate parameter allows the file to be loaded at baud instead of the monitor's console baudrate.

The file is not automatically executed, the loadb command only loads the file into memory.

Definition

loadb [off] [baud]

9.7.2 loads

The loads command loads an S-Record file over the serial port. The command takes two optional parameters:

offset

The address offset parameter allows the file to be stored in a location different than what is indicated within the S-Record file by adding the value off to the file's absolute address.

baudrate

The baudrate parameter allows the file to be loaded at baud instead of the monitor's console baudrate.

The file is not automatically executed, the loads command only loads the file into memory.

Definition

loads [off] [baud]

9.8 Memory Commands

The memory commands allow you to manipulate specific regions of memory. For some memory commands, the data size is determined by the following flags:

Definition

The flag .b is for data in 8-bit bytes.

Definition

The flag .w is for data in 16-bit words.

Definition

The flag .l is for data in 32-bit long words.

These flags are optional arguments and describe the objects on which the command operates. If you do not specify a flag, memory commands default to 32-bit long words. Numeric arguments are in hexadecimal.

9.8.1 cmp

The cmp command compares count objects between addr1 and addr2. Any differences are displayed on the console display.

Definition

```
cmp [.b, .w, .1] addr1 addr2 count
```

9.8.2 cp

The cp command copies count objects located at the source address to the target address.



If the target address is located in the range of the flash device, it will program the flash with count objects from the source address. The cp command does not erase the flash region prior to copying the data. The flash region must be manually erased using the erase command prior to using the cp command.

Definition

```
cp [.b, .w, .1] source target count
```

Example

In this example, the cp command is used to copy 0x1000, 32-bit values from address 0x100000 to address 0x80000.

```
=> cp 100000 80000 1000
```

9.8.3 find

The find command searches from *base_addr* to *top_addr* looking for pattern. For the find command to work properly, the size of *pattern* must match the size of the object flag. The -a option searches for the absence of the specified pattern.

Definition

```
find [.b, .w, .l] [-a] base_addr top_addr pattern
```

Example

In this example, the find command is used to search for the 32-bit pattern 0x12345678 in the address range starting at 0x40000, and ending at 0x80000.

```
=> find.1 40000 80000 12345678
Searching from 0x00040000 to 0x00080000
Match found: data = 0x12345678 Adrs = 0x00050a6c
=>
```

9.8.4 md

The command md displays the contents of memory starting at *address*. The number of objects displayed can be defined by an optional third argument, # of objects. The memory's numerical value and its ASCII equivalent is displayed.

Definition

```
md [.b, .w, .1] address [# of objects]
```

Example

In this example, the md command is used to display thirty-two 16-bit words starting at the physical address 0x80000.

9.8.5 mm

The mm command modifies memory one object at a time. Once started, the command line prompts for a new value at the starting address. After a new value is entered, pressing ENTER auto-increments the address to the next location. Pressing ENTER without entering a new value leaves the original value for that address unchanged. To exit the mm command, enter a non-valid hexadecimal value (such as x) followed by ENTER.

Definition

```
mm [.b, .w, .1] address
```

Example

In this example, the mm command is used to write random 8-bit data starting at the physical address 0x80000.

```
=> mm.b 80000

00080000: ff ? 12

00080001: ff ? 23

00080002: ff ? 34

00080003: ff ? 45

00080004: ff ?

=> md.b 80000 6

00080000: 12 23 34 45 ff ff .#4E

=>
```

9.8.6 nm

The nm command modifies a single object repeatedly. Once started, the command line prompts for a new value at the selected address. After a new value is entered, pressing ENTER modifies the value in memory and then the new value is displayed. The command line then prompts for a new value to be written at the same address. Pressing ENTER without entering a new value leaves the original value unchanged. To exit the nm command, enter a non-valid hexadecimal value (such as x) followed by ENTER.

Definition

```
nm [.b, .w, .1] address
```

9.8.7 mw

The command mw writes *value* to memory starting at *address*. The number of objects modified can be defined by an optional fourth argument, count.

Definition

```
mw [.b, .w, .l] address value [count]
```

Example

In this example, the mw command is used to write the value 0xabba three times starting at the physical address 0x80000.

00080060:	ffffffff	ffffffff	ffffffff	ffffffff	
00080070:	ffffffff	ffffffff	ffffffff	ffffffff	

9.9 Flash Commands

The flash commands affect the StrataFlash devices on the ATCA-9305 circuit board. There are four flash banks on the ATCA-9305 board (see "Flash" on page 4-7). They can be accessed by:

- the individual bank (1, 2, 3 or 4), or
- the address, where both banks are regarded as one contiguous address space

The following flash commands access the individual flash bank as flash bank 1. To access the individual sectors within each flash bank, the sector numbers start at 0 and end at one less than the total number of sectors in the bank. For a flash bank with 128 sectors, the following flash commands access the individual sectors as 0 through 127.

9.9.1 cp

The cp command can be used to copy data into the flash device. For the cp command syntax, refer to "Memory Commands" on *Memory Commands* on page 234.

9.9.2 erase

The erase command erases the specified area of flash memory.

Definition

Erase all of the sectors in the address range from start to end.

```
erase start end
```

Erase all of the sectors SF (first sector) to SL (last sector) in flash bank # N.

```
erase N:SF[-SL]
```

Erase all of the sectors in flash bank # N.

erase bank N

Erase all of the sectors in all of the flash banks.

erase all

9.9.3 flinfo

The flinfo command prints out the flash device's manufacturer, part number, size, number of sectors, and starting address of each sector.

Definition

Print information for all flash memory banks.

flinfo

Print information for the flash memory in bank # N.

flinfo N

9.9.4 protect

The protect command enables or disables the flash sector protection for the specified flash sector. Protection is implemented using software only. The protection mechanism inside the physical flash part is not being used.

Definition

Protect all of the flash sectors in the address range from *start* to *end*.

```
protect on start end
```

Protect all of the sectors SF (first sector) to SL (last sector) in flash bank # N.

```
protect on N:SF[-SL]
```

Protect all of the sectors in flash bank # N.

```
protect on bank N
```

Protect all of the sectors in all of the flash banks.

protect on all

Remove protection on all of the flash sectors in the address range from *start* to *end*.

```
protect off start end
```

Remove protection on all of the sectors SF (first sector) to SL (last sector) in flash bank # N.

```
protect off N:SF[-SL]
```

Remove protection on all of the sectors in flash bank # N.

```
protect off bank N
```

Remove protection on all of the sectors in all of the flash banks.

```
protect off all
```

9.10 EEPROM/I²C Commands

This section describes commands that allow you to read and write memory on the serial EEPROMs and I²C devices.

9.10.1 eeprom

The eeprom command reads and writes from the EEPROM. For example:

```
eeprom read 53 100000 1800 100
```

reads 100 bytes from offset 0x1800 in serial EEPROM 0x53 (right-shifted 7-bit address) and places it in memory at address 0x100000.

Definition

Read/write cnt bytes from devaddr EEPROM at offset off.

```
eeprom read devaddr addr off cnt
eeprom write devaddr addr off cnt
```

9.10.2 icrc32

The icrc32 computes a CRC32 checksum.

Definition

```
icrc32 chip address[.0, .1, .2] count
```

9.10.3 iloop

The iloop command reads in an infinite loop on the specified address range.

Definition

```
iloop chip address[.0, .1, .2] [# of objects]
```

9.10.4 imd

The imd command displays the primary I²C bus memory. For example:

```
imd 53 1800.2 100
```

displays 100 bytes from offset 0x1800 of I^2C device 0x53 (right-shifted 7-bit address). The .2 at the end of the offset is the length, in bytes, of the offset information sent to the device. The serial EEPROMs all have two-byte offset lengths. The Real-Time Clock (RTC) has a one-byte offset length. The temperature sensors have zero-byte offset lengths.

Definition

```
imd chip address[.0, .1, .2] [# of objects]
```

9.10.5 imm

The imm command modifies the primary I²C memory and automatically increments the address.

Definition

```
imm chip address[.0, .1, .2]
```

9.10.6 imw

The imw command writes (fills) memory.

Definition

```
imw chip address[.0, .1, .2] value [count]
```

9.10.7 inm

The inm command modifies I²C memory, reads it, and keeps the address.

Definition

```
inm chip address[.0, .1, .2]
```

9.10.8 iprobe

The iprobe command probes to discover valid primary I²C bus chip addresses.

Definition

iprobe

9.11 IPMC Commands

IPMI Baseboard Management Controller (BMC) watchdog is supported and serviced throughout the monitor boot process. The BMC watchdog is disabled if the monitor goes to the monitor prompt.

9.11.1 bootdey

The bootdev command gets or sets the initial boot bank. Get prints out the flash bank set as initial boot device.

Definition

bootdev get

The IPMC sets the hardware strapping for the initial boot device.

bootdev set <bank>

Where <bank> is either b0 or b1 for the corresponding flash bank, or b3 to boot from socket and if a shunt is installed on J9 [1:2].

9.11.2 bparams_get

This command lists all name/value pairs stored in the IPMC storage.

Definition

bparams_get

9.11.3 bparams_set

This command stores u-boot environment settings into a non-volatile storage in the IPMC (see *Artesyn Boot Option Parameters* on page 150, parameter #100). These settings are read during startup after the u-boot environment settings have been initialized from flash. They have therefore higher precedence than the settings stored in flash.

Definition

To clear all parameters stored in the IPMC storage:

```
bparams_set 0
```

To add a name/value pari to the IPMC storage (omitting the value deletes the element from the storage):

```
bparams_set 1 <name>[=<value>]
```

To clear all parameters before adding a new name/value pair:

```
bparams_set 2 <name>[=<value>]
```

Example

To redefine the boot delay:

```
bparams_set 1 bootdelay=-1
```

9.11.4 fru

The fru command opens, closes, saves, sets, shows, dumps, and loads fru data to and from the IPMC.

Definition

```
fru <command> [ arg1 arg2 ... ]
command := [ open | close | save | set | show | dump | load | create ]
fru open <id>
fru close
fru save
fru set <section [chassis|board|product]><field><value>
fru set <section> <field> <value>
section := [ chassis | board | product ]
fru set chassis <field> <value>
field := [ type | part | serial ]
fru set board <field> <value>
field := [ date | maker | name | serial | part | file ]
fru set product <field> <value>
field := [ maker | name | part | version | serial | asset | file ]
fru show
fru dump <address>
fru load <address><size>
Set data in the internal use area.
fru set internal <source addr> <internal use offset> <count>
```

The fru create command loads a default fru image to a blank fru device.

9.11.5 fruinit

The fruinit command initializes the following *fru* data fields: part number, build date, and serial number in the board and product sections.

Definition

```
fruinit <fru id> <part number> <build date> [ serial number ]
```

9.11.6 fruled

The fruled command allows the application programmer to get the status of the red out-of-service LED or to turn the LED on or off when an application fails to load.

Definition

```
fruled get <fru id> <led id> <led state> <led function (on/off)> <on
time> <color>
```

fruled set <fru id> <led id> <led function (on/off)> <on time>
<color>

Example

Turns the red out-of-service LFD on.

```
fruled set 0 1 0xff 0 2
```

Turns the red out-of-service LED off.

fruled set 0 1 0 0 2

9.11.7 ipmchpmfw

The ipmchpmfw command restores the previous IPMC firmware from the backup IPMC firmware stored in the controller. The *upgrade* argument upgrades the IPMC firmware with the upgrade image held in memory.

Definition

```
ipmchpmfw [restore] [upgrade <source address>]
```

9.11.8 sensor

The sensor command probes, reads, and prints the sensor information from the IPMI.

Definition

```
sensor [probe|read|dump]
```

Sensor probe prints out each sensor number and name.

```
sensor probe <sensor number>
```

Sensor read prints out the sensor reading for sensor.

```
sensor read <sensor number>
```

Sensor dump prints out the raw Sensor Data Record (SDR) information for sensor.

```
sensor dump <sensor number>
```

9.12 Environment Parameter Commands

The monitor uses on-board, non-volatile memory for the storage of environment parameters. Environment parameters are stored as ASCII strings with the following format.

```
<Parameter Name>=<Parameter Value>
```

Some environment variables are used for board configuration and identification by the monitor. The environment parameter commands deal with the reading and writing of these parameters. Refer to MPC8548 Environment Variables on page 260 for a list of monitor environment variables.

Redundant environment parameters allow you to store a "backup" copy of environment parameters should they ever become corrupt. The redundant environment parameters are only used if the main parameters are corrupt.

To save environment variables:

- 1. Use moninit to save default environment variables to both primary and secondary environment parameters.
- 2. Use saveeny to save to the primary environment variables.
- 3. Set the next save to the secondary image.

9.12.1 printenv

The printenv command displays all of the environment variables and their current values to the display.

Definition

Print the values of all environment variables.

printenv

Print the values of all environment variable (exact match) 'name'.

printenv name ...

9.12.2 saveenv

The saveenv command writes the environment variables to non-volatile memory.

Definition

saveenv

9.12.3 setenv

The setenv command adds new environment variables, sets the values of existing environment variables, and deletes unwanted environment variables.

Definition

Set the environment variable *name* to *value* or adds the new variable *name* and *value* to the environment.

```
seteny name value
```

Removes the environment variable name from the environment.

setenv name

9.13 Test Commands

The commands described in this section perform diagnostic and memory tests.

9.13.1 diags

The diags command runs the Power-on Self-test (POST).

Definition

diags

9.13.2 mtest

The mtest command performs a simple SDRAM read/write test.

Definition

```
mtest [start [end [pattern]]]
```

9.13.3 um

The um command is a destructive memory test. Press the 'q' key to quit this test; the monitor completes running the most recent iteration, and exits to the default prompt after displaying cumulative results for the completed iterations.

Definition

```
um [.b, .w, .l] base_addr [top_addr]
```

9.14 Other Commands

This section describes all the remaining commands supported by the ATCA-9305 monitor.

9.14.1 autoscr

The autoscr command runs a script, starting at address *addr*, from memory. A valid autoscr header must be present.

Definition

autoscr [addr]

9.14.2 base

The base command prints or sets the address offset for memory commands.

Definition

Displays the address offset for the memory commands.

base

Sets the address offset for the memory commands to off.

base off

9.14.3 bdinfo

The bdinfo command displays the Board Information Structure.

Definition

bdinfo

9.14.4 coninfo

The coninfo command displays the information for all available console devices.

Definition

coninfo

9.14.5 crc32

The crc32 command computes a CRC32 checksum on count bytes starting at address.

Definition

crc32 address count

9.14.6 date

The date command will set or get the date and time, and reset the RTC device.

Definition

Set the date and time.

```
date [MMDDhhmm[[CC]YY][.ss]]
```

Display the date and time.

date

Reset the RTC device.

date reset

9.14.7 echo

The echo command echoes args to console.

Definition

```
echo [args..]
```

9.14.8 enumpci

The enumpci command enumerates the PCI bus (when the hardware is the PCI Root Complex in the system).

Definition

enumpci

9.14.9 go

The go command runs an application at address *addr*, passing the optional argument arg to the called application.

Definition

```
go addr [arg...]
```

9.14.10 help

The help (or?) command displays the online help. Without arguments, all commands are displayed with a short usage message for each. To obtain more detailed information for a specific command, enter the desired command as an argument.

Definition

```
help [command ...]
```

9.14.11 iminfo

The iminfo command displays the header information for an application image that is loaded into memory at address *addr*. Verification of the image contents (magic number, header, and payload checksums) are also performed.

Definition

```
iminfo addr [addr ...]
```

9.14.12 isdram

The isdram command displays the SDRAM configuration information (valid chip values range from 50 to 57).

Definition

isdram addr

9.14.13 loop

The loop command executes an infinite loop on address range.

Definition

loop [.b, .w, .l] address number_of_objects

9.14.14 memmap

The memmap command displays the board's memory map layout.

Definition

memmap

9.14.15 moninit

The moninit command resets the NVRAM and serial number, and writes the monitor to flash. The ATCA-9305 can be booted from the boot socket for this command to function in the default state. The proper region of flash memory will be unlocked and erased prior to copying the monitor software into it.

The command flags, .1 or .2, force the monitor to be programmed to a single (.1) bank of flash or dual (.2) banks of flash. If the command flags are not used, then moninit checks for the number of banks of flash. If there are two banks of flash, then moninit automatically programs both banks for redundancy. Also, the serial number can be obtained from the fru data if "fru" is used as a parameter.

Definition

Initialize environment variables and serial number in NVRAM and copy the monitor from the socket to NOR (soldered) flash.

```
moninit[.1, .2] <serial# or "fru">
```

Initialize environment variables and serial number in NVRAM but do not update the monitor in NOR flash.

```
moninit[.1, .2] <serial# or "fru"> noburn
```

Initialize environment variables and serial number in NVRAM and copy the monitor from address into NOR flash.

```
moninit[.1, .2] <serial# or "fru"> <src_address>
```

9.14.16 pci

The pci command enumerates the PCI bus. It displays enumeration information about each detected device. The pci command allows you to display values for and access the PCI Configuration Space.

Definition

Display a short or long list of PCI devices on the bus specified by bus.

```
pci [bus] [long]
```

Show the header of PCI device bus.device.function.

```
pci header b.d.f
```

Display the PCI configuration space (CFG).

```
pci display[.b, .w, .l] b.d.f [address] [# of objects]
```

Modify, read, and keep the CFG address.

```
pci next[.b, .w, .l] b.d.f address
```

Modify, automatically increment the CFG address.

```
pci modify[.b, .w, .1] b.d.f address
```

Write to the CFG address.

```
pci write[.b, .w, .l] b.d.f address value
```

9.14.17 phy

The phy command reads or writes to the contents of the PHY registers. The values changed via this command are not persistent and clear after a hard or soft reset. The port options are all, eTSEC1, eTSEC2, and base1 and base2 via the switch. "R" reads the register contents at the address specified. "W" writes the address value to the register address specified. "A" reads the contents of all registers.

Definition

```
phy [port] [R|W|A] (address) (value)
```

Example

The following is an example of a read from register address 0x1a.

```
phy eTSEC2 r 0x1a
```

The following is an example of a write to register address 0x1a where 0 is the data to write.

```
phy eTSEC2 w 0x1a 0
```

9.14.18 ping

The ping command sends a ping over Ethernet to check if the host can be reached. The port used is defined by the ethport environment variable. If *all* is selected for *ethport*, the ping process cycles through each port until a connection is found or all ports have failed.

Definition

ping host

9.14.19 reset

The reset command performs a hard reset of the CPU by writing to the reset register on the board. Without any arguments, the ATCA-9305 CPU is reset.

Definition

reset

9.14.20 run

The run command runs the commands in an environment variable var.

Definition

```
run var [ ... ]
```

Use \$ for variable substitution; the syntax "\$(variable_name)" should be used for variable expansion.

Example

```
=> setenv cons_opts console=tty0 console=ttyS0,\$(baudrate)
=> printenv cons_opts cons_opts=console=tty0
console=ttyS0,$(baudrate)
```

Use the \character to escape execution of the \$ as seen in the setenv command above. In this example, the value for baudrate will be inserted when cons_opts is executed.

9.14.21 script

The script command runs a list of monitor commands out of memory. The list is an ASCII string of commands separated by the ; character and terminated with the ;; characters. <script address> is the starting location of the script.



A script is limited to 1000 characters.

Description

script <script address>

9.14.22 showmac

The showmac command displays the Processor MAC addresses assigned to each Ethernet port.

Description

showmac

9.14.23 showpci

The showpci command scans the PCI bus and lists the base address of the devices.

Description

showpci

9.14.24 sleep

The sleep command executes a delay of N seconds.

Definition

Delay execution for N seconds (N is a decimal value).

sleep N

9.14.25 switch_reg

The switch_reg command reads or writes to the Ethernet core switch registers. The values changed via this command are not persistent and clear after a hard or soft reset. Option values are as follows: switch (core or fp), port (0 - 25), block (1-7), and sub-block (0-15). "R" reads the register contents at the address specified. "W" writes the address value to the register address specified.

Definition

```
switch_reg [switch] [port op | block sub-block op [R|W]] (address)
(value)
```

Example

The following is an example of a read of register address 0x1a.

```
switch reg core 0 r 0x1a
```

The following is an example of a write to register address 0x1a where 0 is the data to write.

```
switch reg core 0 w 0x1a 0
```

9.14.26 version

The version command displays the monitor's current version number.

Definition

version

9.14.27 vlan

The vlan command creates one or more new VLANs using *vid* as the VLAN identification (VID) value and deletes one or more existing VLANs whose VLAN ID matches the VLAN ID value *vid*. These variables are set using a comma-separated list of port names. By specifying a port number in the list of port names, this command sets an untagged port-based VLAN and the VLAN table entry with the port's default VID. In this configuration, each port is assigned to one VLAN.

By default, ports are untagged members of the VLAN. To add a port as a tagged VLAN member, append a "t" to the port number, for example, vlan core add 11=3t,4t,7,13t. Adding a "t" suffix to the port name causes the switch to send out packets containing the VLAN tag to be sent out from this port. The command applies either to the core switch on the blade specified by the identifier "core", or by the switch on the RTM, if present (specified by the identifier "rtm").

Definition

```
vlan (core|rtm) add <vidl>=<portlist1> <vid2>=<portlist2>...
vlan (core|rtm) delete <vid1> <vid2>...
vlan (core|rtm) show
```

Example

To create VLAN 1 on the core switch:

```
vlan core add 1=14,15
```

To add VLAN 11 to the core switch, including ports 3, 4, 7, and 13.

Ports 3, 4, and 13 shall transmit frames as 802.1q tagged frames. Port 7 shall transmit frames untagged.

```
ATCA-9305 (Mon 1.1.2)=>vlan core add 11=3t,4t,7,13t

ATCA-9305 (Mon 1.1.2)=>vlan core show
```

```
VLAN Number: 1
```

Port Numbers: 5 6

VLAN Number: 2

Port Numbers: 7 12

VLAN Number: 3

Port Numbers: 4 10

VLAN Number: 4

Port Numbers: 11 13

VLAN Number: 5

Port Numbers: 0 2 3

VLAN Number: 11

Port Numbers: 3t 4t 7 13t

To delete VLAN 1 on the core switch:

vlan core delete 1

9.15 MPC8548 Environment Variables

Press the 's' key on the keyboard during reset to force the default monitor environment variables to be loaded during hardware initialization but before diagnostic testing.

Table 9-6 Standard Environment Variables

Variable	Default Value	Description	
baudrate	9600Bd	Console port baud rate Valid rates: 9600, 14400, 19200, 38400, 57600, 115200 Note: The older firmware used the default baud rate as 115kBd and also the Octeon console stays with 115kBd.	
bmc_wd_timeou	-1	This sets the time-out in seconds for the BMC watchdog before booting the OS. If set to -1, then the BMC watchdog is disabled before booting the OS. Valid options: -1, 1-65535	
bootcmd	" "	Command to execute when auto-booting or executing the 'bootd' command	
bootdelay	1	Choose the number of seconds the Monitor counts down befo booting user application code Valid options: time in seconds, -1 to disable autoboot	
bootfile	11 11	Path to boot file on server (used with TFTP)—set this to "path/file.bin" to specify filename and location of the file to load	
bootretry	-1	Set the number of seconds the Monitor counts down before booting user application code (used only with autoboot). If the boot commands fails, it will try again after bootretry seconds. Valid options: time in seconds, -1 to disable bootretry	
bootstopkey	h	Press during power-up/reset initialization to terminate the monitor autoboot sequence and go to the monitor prompt.	
clearmem	on	Select whether to clear unused SDRAM (memory used by monitor is excluded) on power-up and reset. Valid options: on, off	
dcache	on	Enables the processor L1 data cache Valid options: on, off	
ecc	on	Enable ECC initialization–all of memory is cleared during ECC initialization. Valid options: on, off	

Table 9-6 Standard Environment Variables (continued)

Variable	Default Value	Description	
ecc_lbit_report	off	Select the reporting of single bit, correctable ECC errors to the console (errors of 2 or more bits are always reported) Valid options: on, off	
ethaddr	00:80:F9:9 7:00:00- 00:80:F9:9 7:FF:FF	ATCA-9305 board Ethernet address for TSEC_1 port, the last digits are the board serial number in hex.	
ethladdr	00:80:F9:9 8:00:00- 00:80:F9:9 8:FF:FF	ATCA-9305 board Ethernet address for TSEC_2 port, the last digits are the board serial number in hex.	
fru_id	undefined	Corresponds to ATCA-9305 processing resources Valid options: Not defined in default configuration–reported at bootup from the IPMC	
gatewayip	0.0.0.0	Select the network gateway machine IP address	
hostname	EMERSON_ ATCA-9305	Target hostname	
icache	on	Enables the processor L1 instruction cache Valid options: on, off	
ipaddr	0.0.0.0	Board IP address	
inicmd	undefined	Command to be executed immediately before jumping to the monitor prompt or executing the boot command	
12cache	on	Enables the L2 cache Valid options: on, off	
loadaddr	0x100000	Define the address to download user application code (used with TFTP)	
model	ATCA-9305	Board model number	
ncip	undefined	Sets the IP address and the destination port, format is <ip_addr>;<port></port></ip_addr>	
netmask	0.0.0.0	Board sub-network mask	
powerondiags	on	Turns POST diagnostics on or off after power-on/reset Valid options: on, off	

Table 9-6 Standard Environment Variables (continued)

Variable	Default Value	Description	
preboot	undefined	Command to execute immediately before starting the CONFIG_BOOTDELAY countdown and/or running the auto-boot command entering the interactive mode	
rootpath	eng/ emerson/	Path name of the NFS' server root file system	
serial#	xxxxx	Board serial number	
serverip	0.0.0.0	Boot server IP address	
tftp_port	eTSEC_1	Selects which Ethernet port will be used for tftp Valid options: eTSEC_1, eTSEC_2	

The monitor supports optional environment variables that enable additional functionality. The moninit command (see "moninit") clears all environment variables and sets the standard environment variables to the default values. All optional environment variables are removed after moninit. However, it can clear all optional variables.

Table 9-7 Optional Environment Variables

Variable ¹	Description	
app_lock_base	Assigns where to start block lock protection at the base of NOR (soldered) flash. If assigned region does not fall within the NOR flash area, no user/application locking will occur, except for the monitor block-locking protection.	
app_lock_size	Size of user NOR (soldered) flash protection area.	
bootverifycmd	Sets the U-Boot boot command that is used to execute the primary and secondary application images when using the bootv command. If not defined, bootv uses the U-Boot go command as the default.	
carrier_num	This is a slot within a shelf defined by the zone 1 hardware address corresponding to the logical slot address.	
e_keying	Determines whether switch ports should be configured.	
The moninit command does not initialize these variables. Each parameter is only defined if a change		

from the default setting is desired and is not defined after initialization of the environment variables.

Table 9-7 Optional Environment Variables (continued)

Variable ¹	Description
pci_memsize	Sets the amount of SDRAM memory made available on the PCI bus. The minimum setting is 16 megabytes. If not set, 128 MB of SDRAM are available over PCI. This parameter takes a hex value. Valid options: all, size in hex (0x8000000=128 MB)
pram	This memory region is at the very top of memory and can be reserved—not to be cleared on start-up or reset. Default size of the protected memory region is 0. pram is defined in kilobytes and is a base 10 number. The smallest allowable size is 4 (4 KB) and the largest recommended size is 32768 (32 MB). pram should be 4 KB aligned, otherwise U-Boot will round pram to the next 4 KB size.
sec_bootargs	Sets the boot arguments that are passed into the secondary application images when using the bootv command. If not defined, bootv will pass the bootargs configuration parameters into both the primary and secondary application images.
shelf_addr	ATCA chassis shelf address provided by shelf-manager Not defined in default configuration—reported at bootup from the IPMC

The moninit command does not initialize these variables. Each parameter is only defined if a change from the default setting is desired and is not defined after initialization of the environment variables.

9.16 Troubleshooting

To bypass the full board initialization sequence, attach a terminal to the console located on the front of the ATCA-9305. Configure the terminal parameters to be:

9600 bps, no parity, 8 data bits, 1 stop bit

Reset the ATCA-9305 while holding down the 's' key. Pressing the 's' key forces a configuration based on default environment variables.

9.17 Download Formats

The ATCA-9305 monitor supports binary and Motorola[®] S-Record download formats, as described in the following sections.

9.17.1 **Binary**

The binary formats (and associated commands) include:

- Executable binary files (go)
- VxWorks and QNX[®] ELF (bootm, bootvx, or bootelf)
- Compressed (gzipped) VxWorks and QNX ELF (bootm)
- Linux kernel images (bootm)
- Compressed (gzipped) Linux kernel images (bootm)

9.17.2 Motorola S-Record

S-Record download uses the standard Motorola S-Record format. This includes load address, section size, and checksum all embedded in an ASCII file.

A.1 Artesyn Embedded Technologies - Embedded Computing Documentation

The publications listed below are referenced in this manual. You can obtain electronic copies of Artesyn Embedded Technologies - Embedded Computing publications by contacting your local Artesyn sales office. For released products, you can also visit our Web site for the latest copies of our product documentation.

- 1. Go to www.artesyn.com/computing.
- 2. Under SUPPORT, click TECHNICAL DOCUMENTATION.
- 3. Under FILTER OPTIONS, click the Document types drop-down list box to select the type of document you are looking for.
- 4. In the Search text box, type the product name and click GO.

Table A-1 Artesyn Embedded Technologies - Embedded Computing Publications

Document Title and Source	Publication Number	
Basic Blade Services Software on ATCA-9305	6806800J36	
Programmer's Reference		

A.2 Technical References

Further information on basic operation and programming of the ATCA-9305 components can be found in documents listed in Table A-2.

Table A-2 Technical References

Device / Interface	Document ¹		
ATCA	AdvancedTCA® Base Specification		
	(PICMG® 3.0 Revision 2.0 March 18, 2005)		
	Engineering Change Notice 3.0-1.0-001		
	(PICMG® 3.0 R2.0: ECN 3.0-2.0-001 June 15, 2005)		
	Ethernet/Fibre Channel for AdvancedTCA™ Systems		
	(PICMG® 3.1 Revision 1.0 January 22, 2003)		
	http://www.picmg.org		

Table A-2 Technical References (continued)

Device / Interface	Document ¹
CPU CN5860 MPC8548	Cavium Networks OCTEON™ Plus CN58XX Hardware Reference Manual (Cavium Networks, CN58XX-HM-1.2 Sept. 2008) http://www.caviumnetworks.com
	MPC8548E PowerQUICC™ III Integrated Processor Family Reference Manual (Freescale™ Semiconductor, Inc. MPC8548ERM Rev.2, 02/2007 http://www.freescale.com
DRAM	576Mb: x9, x18, x36 2.5V VEXT, 1.8C VDD, HSTL, CIO,RLDRAM II Data Sheet (Micron Technology, Inc. 576Mb_RLDRAM_II_CIO_D1.fm - Rev C 9/07 EN) http://www.micron.com
EEPROM	Atmel® 2-Wire Serial EEPROM 64K (8192 x 8) Preliminary Data Sheet (Atmel Corporation, 5174C-SEEPR-6/07) http://www.atmel.com
Ethernet BCM5461S BCM5482	10/100/1000BASE-T Gigabit Ethernet Transceiver Data Sheet (Broadcom® Corporation, Document 5461S-DS17-R 5/12/08) 10/100/1000BASE-T Gigabit Ethernet Transceiver Data Sheet (Broadcom® Corporation, Document 5482-DS04-R 10/18/07) http://www.broadcom.com
Flash (optional)	32 Mbit (x8/x16) Concurrent SuperFlash Data Sheet (Silicon Storage Technology, Inc., S71270-01-000 9/05) http://www.sst.com mDOC H3 Embedded Flash Drive (EFD) featuring Embedded TrueFFS® Flash Management Software Preliminary Data Sheet (msystems 92-DS-1205-10 Rev. 0.2 June 2006) http://www.m-systems.com/mobile StrataFlash® Embedded Memory (P33) Data Sheet (Intel®, Order Number: 314749-004 November 2007) http://www.intel.com 4. Serial Configuration Devices (EPCS1, EPCA4, EPCS16, & EPCS64) (Altera® Corporation CS1014-2.0 April 2007) http://www.altera.com

Table A-2 Technical References (continued)

Device / Interface	Document ¹
IPMI	IPMI – Intelligent Platform Management Interface Specification v2.0 (Intel Hewlett-Packard NEC Dell, Rev. 1.0, Feb. 12, 2004) IPMI – Intelligent Platform Management Bus Communications Protocol Specification v1.0 (Intel Hewlett-Packard NEC Dell, Rev. 1.0, November 15, 1999) IPMI – Platform Management FRU Storage Definition v1.0 (Intel Hewlett-Packard NEC Dell, Rev. 1.1, September 27, 1999) http://www.intel.com/design/servers/ipmi/ Hardware Platform Management IPM Controller Firmware Upgrade Specification v1.0 (PICMG HPM.1 R1.0 May 4, 2007) http://www.picmg.org
RTC M41T00S	Serial Access Real-Time Clock Data Sheet (STMicroelectronics December 2004)
Switch BCM56802	BCM56800 Series 20-Port 10-Gigabit Ethernet Multilayer Switch Preliminary Data Sheet (Broadcom® Corporation, Document 56800-DS03-R 12/28/07) http://www.broadcom.com



Frequently, the most current information regarding addenda/errata for specific documents may be found on the corresponding web site.

Related Documentation



Artesyn Embedded Technologies, Artesyn and the Artesyn Embedded Technologies logo are trademarks and service marks of Artesyn Embedded Technologies, Inc. All other product or service names are the property of their respective owners.
© 2014 Artesyn Embedded Technologies, Inc.