TOSHIBA 6F8C1132 Integrated Controller series

model 2000 Sequence Controller S2E User's Manual - Functions -



This manual is prepared for users of Toshiba's Programmable Controller S2E.

Read this manual thoroughly before using the S2E. Also, keep this manual and related manuals so that you can read them anytime while the S2E is in operation.

- General Information
 1. The S2E has been designed and manufactured for use in an industrial environment. However, the S2E is not intended to be used for systems which may endanger human life. Consult Toshiba if you intend to use the S2E for a special application, such as transportation machines, medical apparatus, aviation and space systems, nuclear controls, submarine systems, etc.
 - 2. The S2E has been manufactured under strict quality control. However, to keep safety of overall automated system, fail-safe systems should be considered outside the S2E.
 - 3. In installation, wiring, operation and maintenance of the S2E, it is assumed that the users have general knowledge of industrial electric control systems. If this product is handled or operated improperly, electrical shock, fire or damage to this product could result.
 - This manual has been written for users who are familiar with Programmable Controllers and industrial control equipment. Contact Toshiba if you have any questions about this manual.
 - Sample programs and circuits described in this manual are provided for explaining the operations and applications of the S2E. You should test completely if you use them as a part of your application system.
- **Hazard Classifications** In this manual, the following two hazard classifications are used to explain the safety precautions.

WARNING Indicates a potentially hazardous situation which, if not avoided, could result in death or serious injury.
 CAUTION Indicates a potentially hazardous situation which, if not avoided, may result in minor or moderate injury. It may also be used to alert against unsafe practices.

Even a precaution is classified as CAUTION, it may cause serious results depending on the situation. Observe all the safety precautions described on this manual.

Safety Precautions

Installation:

ACAUTION

- 1. Excess temperature, humidity, vibration, shocks, or dusty and corrosive gas environment can cause electrical shock, fire or malfunction. Install and use the S2E and in the environment described in the S2E User's Manual - Hardware.
- 2. Improper installation directions or insufficient installation can cause fire or the units to drop. Install the S2E in accordance with the instructions described in the S2E User's Manual Hardware -.
- 3. Turn off power before installing or removing any units, modules or terminal blocks. Failure to do so can cause electrical shock or damage to the S2E and related equipment.
- 4. Entering wire scraps or other foreign debris into to the S2E and related equipment can cause fire or malfunction. Pay attention to prevent entering them into the S2E and related equipment during installation and wiring.

Wiring:

CAUTION 1. Turn off power before wiring to minimize the risk of electrical shock. 2. Exposed conductive parts of wire can cause electrical shock. Use crimp-style terminals with insulating sheath or insulating tape to cover the conductive parts. Also close the terminal covers securely on the terminal blocks when wiring has been completed. 3. Operation without grounding may cause electrical shock or malfunction. Connect the ground terminal on the S2E to the system ground. 4. Applying excess power voltage to the S2E can cause explosion or fire. Apply power of the specified ratings described in the S2E User's Manual - Hardware. 5. Improper wiring can cause fire, electrical shock or malfunction. Observe local regulations on wiring and grounding.

Operation:



Maintenance:



Purpose of this manual	This manual describes the functions (those functions which can be achieved by the CPU and the basic hardware) of the Programmable Controller S2E. This manual also provides the necessary information for designing application programs and operating the S2E. Read this manual carefully to use the S2E with it's maximum performance.			
Inside of this manual	This manual is divided into the follow	wing 4 Parts.		
	Part 1. Basic Programming	. Gives the basic information for programming, and shows how to write a program into the S2E with a simple example.		
	Part 2. Functions	. For the full understanding of the S2E functions, first explains the internal operation of the S2E CPU, and then explains the detailed functions of the S2E.		
	Part 3. Programming Information	. Explains the information for designing a program which will fully use the functions of the S2E. Also explains Ladder diagram and SFC as programming languages for the S2E. Explains in the detailed information summarized in Part 1.		
	Part 4. Transmission Function	. Explains the support of TOSLINE-S20.		
	Those who are using the S2E for the first time should first read Part 1 in order to understand the basics of programming. When Parts 2, 3 and 4 are read in addition, the advanced control functions of the S2E will be understood without difficulty.			
	Those experienced in using the S2E may skip Part 1, but refer to Parts 2, 3 and 4 as necessary so as to fully use performance. An index is provided at the end of this manual for that purpose.			
	When it comes to the configuration, and 3 are duplicated. However, ple explanation in Part 1 are summarized	some of the contents of Parts 1 ease note that some portions of the ed for ease of understanding.		

Related manuals The following related manuals are available for the S2E.

S2E User's Manual-Hardware

This manual covers the S2E's main body and basic I/O-their specifications, handling, maintenance and services.

S2E User's Manual-Functions

This document explains the functions of the S2E and how to use them. The necessary information to create user programs is covered in this volume.

T-series Instruction Set

This manual provides the detailed specifications of instructions for Toshiba's T-series Programmable Controllers.

T-PDS Basic Operation Manual

This manual explains how to install the T-series program development system (T-PDS) into your personal computer and provides basic programming operations.

T-PDS Command Reference Manual

This manual explains all the commands of the T-series program development system (T-PDS) in detail.

T-series Computer Link Function

This manual explains the specification and handling method of the T-series Programmable Controller's Computer Link function.

Note and caution symbols	Users of this manual should pay special attention to information preceded by the following symbols. Calls the reader's attention to information considered important for full understandings of programming procedures and/or operation of the equipment. Calls the reader's attention to conditions or practices that could damage the equipment or render it temporarily inoperative.			
Terminology	AWG ASCII CPU EEPROM IF I/O LED ms NEMA PLC PS RAM ROM μs Vac Vdc	American Wire Gage American Standard Code for Information Interchange Central Processing Unit Electrically Erasable Programmable Read Only Memory Interface Input/Output Light-Emitting Diode millisecond National Electrical Manufacture's Association Programmable Controller Power Supply Random Access Memory Read Only Memory microsecond ac voltage dc voltage		

PART 1		
BASIC PROGRAMMING	1.	Overview15
	1.1	System design procedures 15
	1.2	Basic programming procedures16
	2.	Operation Outline19
	2.1	Operation modes and functions19
	2.2	Modes transition conditions 20
	2.3	Operation flow chart 22
	3.	I/O Allocation24
	3.1	I/O allocation24
	3.2	Input and output registers25
	3.3	Rules for I/O allocation
	3.4	Unit base address setting functions 30
	4.	User Program32
	4.1	User program configuration
	4.2	System information
	4.3	User program
	4.4	Program execution sequence
	5.	User Data37
	5.1	User data types and functions
	5.2	Conditions for data initialization40
	6.	Programming Example41
	6.1	Sample system 41
	6.2	Input/output allocation 42
	6.3	Sample program
	6.4	Programming procedure

PART 2			
FUNCTIONS	1.	Overview	57
	1.1	S2E System configuration	57
	1.2	Functional specifications	58
	2.	Internal Operation	59
	2.1	Basic internal operation flow	59
	2.2	System initialization	60
	2.3	Mode control	62
	2.4	Scan control	67
	2.4.1	Scan mode	69
	2.4.2	Batch I/O processing	71
	2.4.3	Timer update	73
	2.5	Peripheral support	74
	2.6	Programming support functions	75
	3.	User Program Execution Control	78
	3.1	Program types	78
	3.2	Main/sub programs execution control	79
	3.3	Interrupt programs execution control	86
	4.	Peripheral Memory Support Functions	88
	4.1	Flash Memory (EEPROM) support	88
	5.	RAS Functions	89
	5.1	Overview	
	5.2	Self-diagnosis	
	5.3	Event history	
	5.4	Power interruption detection function	
	5.4.1	Hot restart function	
	5.5	Execution status monitoring	
	5.6	Sampling trace function	
	5.7	Status latch function	

Contents

5.8	Debug support function	101
5.8.1	Force function	101
5.8.2	Online program changing function	101
5.9	System diagnostics	102
5.10	Password function	106

PART 3		
PROGRAMMING	1.	Overview109
INFORMATION	1.1	Aims of Part 3 109
	1.2	User memory configuration109
	2.	User Program Configuration111
	2.1	Overview111
	2.2	System information 113
	2.3	User program 116
	2.3.1	Main program 117
	2.3.2	Sub-program 118
	2.3.3	Interrupt program120
	2.3.4	Sub-routines
	2.4	Comments 125
	3.	User Data126
	3.1	Overview
	3.2	Registers and devices129
	3.3	Register data types154
	3.4	Index modification161
	3.5	Digit designation 165
	4.	I/O Allocation
	4.1	Overview
	4.2	Methods of VO allocation
	4.3	Register and module correspondence
	4.4	Network assignment 178
	5	Programming Language 183
	51	Overview 183
	5.2	l adder diagram
	5.3	SFC 193
	5.4	Programming precautions 208
	5.5	l ist of instructions 210
	5.5	

PART 4 TRANSMISSION FUNCTION

1.	Overview	239
1.1	Overview	239
1.2	Function specification	240
1.2.1	Scan data transfer	240
1.2.2	FUN236 (XFER) Expanded data transfer	242
1.2.3	READ / WRITE INSTRUCTION	242

PART 1 BASIC PROGRAMMING





Basic programming procedures



The above procedure is called 'Offline mode programming'. In the Offline mode programming, after the user program is developed without the S2E hardware, it will be loaded into the S2E at a time. On the other hand, the method of connecting the programmer (T-PDS) to the S2E and writing the program directly into the S2E is called 'Online mode programming'. The procedure of Online mode programming is as follows.



Operation mode switch is in RUN. (See Section 2.2)

Operation modes and functions

There are 3 modes of RUN, HALT and ERROR as basic operation modes of the S2E. Also, as a variation of the RUN mode, the RUN-F mode is available for debugging.

- RUN Mode: This is the program execution mode. The S2E repeats the reading of external inputs, execution of the user program and the determination of external output states. (One cycle of this operation is called a 'scan'). Monitoring of the program execution state and forced input/output can be performed using the programmer.
- RUN-F Mode: This is a mode to force the program execution even when the I/O modules are not mounted. (In the normal RUN mode, this would give an I/O no answer error). This is used for program debugging.
- HALT Mode: This is the operation stop mode. The S2E switches OFF all outputs and stops user program execution. Normally, programming is carried out in this mode. Also, writing the program into the flash memory is available in this mode only.
- ERROR Mode: This is the 'Error Down' state. When the S2E detects an error by self-diagnosis which renders continuation of operation impossible, it will switch OFF all outputs, stop the use program execution and enter the ERROR mode. In the ERROR mode, all writing operations to the S2E are prohibited. In order to escape from this mode, it is necessary either execute 'Error Reset' from the programmer, or to switch the power supply OFF and ON again.

- Programs can be changed in both the RUN mode and the RUN-F mode (this is called the 'online program changing function'). However, only normal programming in the HALT mode is described in Part 1. See Part 2 for the online program changing function.
- 2. Apart from the above 4 modes, there are actually the HOLD mode and the DEBUG mode as well. These are described in Part 2.

Modes transition conditions

To determine/change the operation mode of the S2E, the operation mode switch on the CPU module, programmer PLC control commands and S2E self-diagnosis are available. Also, the RAM/ROM switch on the CPU module controls the operation mode at power up. These are described below.

* Operation Mode Switch...HALT/RUN

Switch Position	Operation Mode
HALT	User program execution is stopped. (HALT mode) Normally, programming is performed in the HALT mode. S2E operation mode control by programmer is not allowed.
RUN	S2E executes user program cyclically. (RUN mode) It is the normal switch position under operation. Even in the RUN mode, program changes are possible. However, saving into the flash memory is available only in the HALT mode. S2E operation mode control by programmer is possible.

* Auto-RUN/Standby selection

Switch Position	Operation Mode
Auto-RUN	The S2E's initial operation mode is determined by the mode control switch (HALT / RUN). When this switch is in RUN, the S2E moves into RUN mode automatically.
Standby	The S2E stays in HALT mode regardless of the mode control switch (HALT / RUN) after power on. Then the operation mode can be changed manually, i.e. by programmer command or by changing the mode control switch.

* RAM/ROM switch:

Switch Position	Operation Mode
RAM	User program stored in RAM is used. (Program transfer from Flash Memory to RAM is not executed)
ROM	At the beginning of RUN mode, user program stored in flash memory is transferred to RAM. (It is called Initial load)

PART 1 BASIC PROGRAMMING

2. Operation Outline

Previous state				OP mode		
OP mode	RAM/ROM	Mode SW	OP mode transition factor		after transition	Remarks
		HALT	Power ON		HALT	No Initial Load
	RAM	6	D ON	Auto-RUN	RUN	
		RUN	Power ON	Standby	HALT	No Initial Load
(Power OFF)		HALT	Power ON		HALT	Initial Load execution
	ROM	DUN	Device ON	Auto-RUN		
		RUN	Power ON	Standby	RUN	$\begin{bmatrix} \text{Initial Load execution} \rightarrow \text{RON} \\ \end{bmatrix}$
	_	—	Error detection	n at power ON	ERROR	
		HALT	Mode SW	→RUN	RUN	
	RAM	DUN	Command	RUN	RUN	No Initial Load
		KUN	Command	Force RUN	RUN-F	
		HALT	Mode SW	→RUN	RUN	Initial Load execution > PLIN
	ROM	DUN	Command	RUN	RUN	
		KUN	Command	Force RUN	RUN-F	Initial Load execution \rightarrow RUN-F
		RUN	Mode SW	→HALT	HALT	Mode unchange
		HALT	Command (an	ıy)	HALT	Command invalid (Mode unchange)
		RUN	Command	HALT	HALT	
		_	Error detection	า	ERROR	
		RUN	Mode SW	→HALT	HALT	
			Command	HALT	HALT	
RUN		RUN	Command	RUN	RUN	Command invalid (Mode unchange)
			Command	Force RUN	RUN	
			Error detection	n	ERROR	
		RUN	Mode SW	→HALT	HALT	
		RUN	Command	HALT	HALT	
RUN-F	-		Command	RUN	RUN-F	Command invalid (Mode unchange)
			Command	Force RUN	RUN-F	
			Error detection	า	ERROR	
ERROR		_	Mode SW (HALT/RUN)		ERROR	Invalid
	—		Command (ex	cept Error Reset)	ERROR	
			Command	Error Reset	HALT	Recovery to HALT mode

1) In this table, OP mode, RAM/ROM and Mode SW mean Operation mode, RAM/ROM switch and Operation Mode switch, respectively.

2) — means the switch status is not related to.

3) See next page for the Initial Load.

Operation flow chart

User programs can be produced without fully understanding the internal processes of the S2E. However, understanding the outline of the internal processes will be effective in producing more efficient programs and in carrying out appropriate debugging. The following drawing gives a S2E internal process overview.



1 Initial Load

When the RAM/ROM switch is in ROM and the operation mode switch is in RUN, the following contents stored in the flash memory will be transferred to the S2E RAM at power up and at transiting from the HALT mode to the RUN mode.

- (1) Whole user program
- (2) Leading 4k words of data register (D0000 to D4095)

② User Data Initialization

User data (data register, timer, counter, input register, output register, etc.) are initialized. User data is explained in Section 5.

- ③ Batch Input Processing The status of external input signals will be read from input modules and stored in the input registers. (The input register is sometimes called the 'input image table'.)
- Batch Output Processing The status of output registers is written to the output modules. The output module determines the ON/OFF state of output based on this. (The output register is sometimes called the 'output image table'.)
- ⑤ User Program Execution The instructions stored in the user program memory are read one by one, and the contents of the output register are updated while referring to the contents of the user data. This is an essential function of the S2E.

One cycle from operation mode control to user program execution is called 'one scan'. The time required for 1 scan is called the 'scan cycle' (or the 'scan time').

Generally, the shorter the scan cycle, the faster the output response to a change in input signal.

_NOTE	
$\nabla \blacksquare \nabla$	
The important items related to the S2E operation mode and the switches are summarized below.	
(1) When power is turned on with the RAM/ROM switch at RAM position, the S2E starts up in HALT mode. Therefore, use the RAM position during debug and test run, and set to ROM in normal operation, regardless of the type of the S2E CPU.	
(2) The object of the Initial Load is whole program and the leading 4k words of data register (D0000 to D4095). Therefore, even if the range of D0000 to D4095 is specified as retentive, these data will be initialized by the data of the flash memory.	

I/O allocation As described in Section 2.3, communication between input modules or output modules and the user program is executed via the input registers and the output registers.

I/O allocation is the determination of which address of the I/O registers shall be assigned to which I/O module. Basically, this is determined by the mounting order of the modules. Therefore, informing the CPU of the module mounting order is called 'I/O allocation'.

The following two methods are available for performing I/O allocation. Either method requires that the S2E is in the HALT mode and that the operation mode switch is in a position RUN.

(1) Automatic I/O Allocation

Execute the automatic I/O allocation command to the S2E from the programmer. The S2E CPU reads the module types of I/O modules mounted (see the table on the next page) and stores this in the user program memory as I/O allocation information.

(2) Manual I/O Allocation

Set the mounting positions and the module types of I/O modules on the I/O allocation screen of the programmer, and write this information to the S2E.

Manual I/O allocation is used when performing programming in a state in which not all the I/O modules have been mounted, or when using the unit base address settings described in Section 3.4. Manual I/O allocation is also used for offline mode programming.

When the I/O allocation information is stored in the S2E memory by these methods, the correspondence between the I/O modules and the I/O register is automatically determined by the rules described in Section 3.3.

*) In practice, special allocation of module types other than those shown in the table on the next page can be executed by manual I/O allocation. However, the description is omitted here. The details are described in Part 3.

The module type of I/O module is expressed in the following table by a combination of a functional classification (X: Input, Y: Output, X+Y: I/O mixed) and the number of registers occupied (W).

Module	Description	Module Type
DI632D	8 points DC input	X 1W
DI633/653	16 points DC input	X 1W
DI634	32 points DC input	X 2W
DI635/635H	64 points DC input	X 4W
IN653/663	16 points AC input	X 1W
DO633/633P	16 points DC output	Y 1W
DO634	32 points DC output	Y 2W
DO635	64 points DC output	Y 4W
AC663	16 points AC output	Y 1W
RO663	16 points Relay output	Y 2W
RO662S	8 points Relay output (isolated)	Y 1W
AD624L/634L AD624/674 RT614	4 channels analog input	X 4W
AD668/628S/638S TC618	8 channels analog input	X 8W
DA632L/622/672	4 channels analog output	Y 4W
DA664/624S	4 channels analog output	Y 4W
CD633	16 points DC input (interruption)	iX 4W
PI632/672	2 channels pulse input	iX+Y 2W
MC612	2 axis positioning module	X+Y 4W
MC614	4 axis positioning module	X+Y 8W
CF611	ASCII module	iX+Y 4W
SN621/622	TOSLINE-S20 data transmission	TL-S
UN611/612	TOSLINE-F10 data transmission	TL-F
DN611A	Device net scanner module	OPT
FL611/612	FL net transmission	OPT

3.2 Input and output registers

In the previous Section, I/O allocation is the performance of correspondence between I/O modules and input/output registers. Here, the configurations of input registers and output registers, and methods of address expression are described.

In descriptions hitherto, input registers and output registers have been treated as separate entities. However, from the viewpoint of memory configuration, this is not correct.

In practice, the input register and the output register use the same memory area which is called the 'I/O register'. In other words, before performing I/O allocation, the I/O register is not colour-divided for input and output. Colour-division of input and output in register units (16-bit units) is performed by carrying out I/O allocation. (Before allocation, internally, all are regarded as output registers).

This idea can be conveyed by the following drawing.



The I/O register is a 16-bit register, and 256 registers are available. ('16-bit' signifies that it stores the ON/OFF information for 16 points.)

The I/O register used in the user program is expressed as follows.

When an input register ...XW When an output register ...YW

The above \square \square expresses the register address (also called the 'register number'), a decimal number from 000 to 255.

Also, each bit (called a 'device') in the I/O register is expressed as follows.

When a bit in an input register (input device) When a bit in an output register (output device)

.Х		★
Y.		★

The above \square \square expresses the register address and the \bigstar expresses the bit position in the register.

As bit positions, 16 positions of 0,1, ..., 9, A, B, C, D, E, F are available.

Rules for I/O allocation

When I/O allocation is performed either by the automatic I/O allocation or the manual I/O allocation method, the I/O allocation information (information on which type of module is mounted in which position) is produced in the user program memory. The coordination between the registers and the I/O modules is decided according to the following rules.

 In the basic unit, allocation is carried out from the module immediately to the right of the CPU in sequence from the lowest register address.



(2) In the case of expansion units, allocations are given following on from the previous stage unit in sequence from the left end module to the right end module.



*) In the I/O allocation, for convenience, the module mounting position is expressed by a combination of the unit number and the slot number.

Unit number: #0, #1, #2, #3 in sequence from the basic unit Slot number: 0,1, 2, ...7 in sequence from the module mounting position at the left end. (3) Slots in which no module is mounted (in manual I/O allocation, slots for which no type is set) do not occupy registers. These are called 'vacant' slots.



(4) In case of the 4-slot basic rack (BU664), slots 4 to 7 are regarded as vacant. Similarly, in case of the 6-slot expansion rack (BU666), slots 6 to 7 are regarded as vacant.



Register allocation table

U n t	S I o t	Туре	Register
0	0	X 2W	XW000, XW001
	1	X 2W	XW002, XW003
	2	Y 2W	XW004, XW005
	3	Vacant	_
	S	S	S
	7	Vacant	_
1	0	Y 2W	XW006, XW007
	1	X 2W	XW008, XW009
	2	X 2W	XW010, XW011
	3	X 2W	XW012, XW013
	4	Vacant	_
	5	S	S
	7	Vacant	_

(5) After an input/output register is allocated to an I/O module, the individual external signals on the module are allocated to each bit (device) on the register. At this time, in modules to which multiple registers are allocated, lower register address is allocated to the lower common (LC) side.

(Example)

The following is the input signal and input device coordination when XW004 and XW005 are allocated to a 32-point input module (X2W).

					0	X0040	
	X0041	1	2	1	2	X0042	
	X0043	3	4	3	1	X0042	
	X0045	5	6	5	4	<u>X0044</u>	
	X0047	7	0	7	0	X0046	$\overline{}$
	X0048	8	8	9			-(PS)0 o
	X004A	Α	10	11	9	X0049	<u> </u>
0 0	X004C	C	12	13	В	X004B	0 0
o	X0040		14	15	D	X004D	
o	7004L		16	13	F	X004F	
(PS)-		LUT	18	17	0	X0050	
	X0051	1	20	19	2	X0052	
	X0053	3	22	21	4	X0054	
	X0055	5	24	23	6	X0056	0 o
	X0057	7	26	25	нсо	//0000	$\overline{\bigcirc}$ \circ
	X0058	8	20	27		VOOEO	-(PS)
	X005A	А	28	29	9	X0059	<u>_</u>
	X005C	С	30	31	В	X005B	<u>_</u>
	X005E	F	32	33	D	X005D	
	XUUUL		34	35	F	X005F	
(PS)			36	27	NC		
		NC	38	51			
L							

- (6) Special modules (modules which are not designated by X, Y, X+Y, iX, iY, iX+Y as module types) such as data transmission modules do not occupy input/output registers.
- (7) Input/output registers which are not allocated, internally become output registers, and can be used in the same way as auxiliary registers/relays in the program.

Unit base address setting functions

As a special function for input/output allocation, there is a function which can set the base register address of each unit.

This function is achieved by the manual I/O allocation.

If this function is used, the register address does not shift even when module additions are carried out in the future.



			PU	0	1	2	3	4	5	6	7
Expansion	ļ	Ρ		Х	Х	Х	Х	Х	Х	Х	
(#2)	I F	S		2 W							
				0	1	2	3	4	5	6	7
Expansion	ļ	Ρ		Y	Υ	Υ	Y	Υ	Υ		
(#3)	F	S		2 W	2 W	1 W	1 W	1 W	1 W		

Register allocation table

U n i t	Unit base address	S I t	Туре	Register	U n i t	Unit base address	S I o t	Туре	Register
0	00	PU		_	2	60	0	X 2W	XW060, XW061
		0	X 4W	XW000~XW003			1	X 2W	XW062, XW063
		1	X 4W	XW004~XW007			2	X 2W	XW064, XW065
		2	X 4W	XW008~XW011			3	X 2W	XW066, XW067
		3	X 2W	XW012, XW013			4 5	X 2W	XW068, XW069
		4	X 2W	XW014, XW015				X 2W	XW070, XW071
		5 X 2W XW016, XW017				6	X 2W	XW072, XW073	
		6	X 2W	XW018, XW019			7		
		7		_	3	90	0	Y 2W	YW090, YW091
1	30	0	Y 4W	YW030~YW033			1	Y 2W	YW092, YW093
		1	Y 4W	YW034~YW037			2	Y 1W	YW094
		2	Y 2W	YW038, YW039			3	Y 1W	YW095
		3	Y 2W	YW040, YW041			4	Y 1W	YW096
		4 Y 2W YW042, YW043				5	Y 1W	YW097	
		5	Y 2W	YW044, YW045			6		_
		6	Y 2W	YW046, YW047			7		
		7		_					

NOTE

 $\nabla \blacktriangle \nabla$

- (1) Apart from register address skipping between units, when the unit base address setting function is used, it follows the I/O allocation rules described in Section 3.3.
- (2) A setting which gives a latter stage unit a low register address cannot be performed. For example, a setting by which the base address of Unit #1 is 50 and the base address of Unit #2 is 30 cannot be performed.
- (3) When automatic I/O allocation is performed, there is no base address designation for any unit. The registers are allocated in succession. (As described in Section 3.3).

User program configuration

A group of instructions for executing control is called a 'user program'. This is also called an 'application program', a 'sequence program' or a 'logic circuit'. In this manual it will be called a 'user program'.

The memory area which stores the user program is called the 'user program memory', and in the S2E it has a capacity of 32k steps. However, out of this, 0.5k steps are used to store the user program ancillary information (this is called 'system information'). Therefore, the actual user program capacity will be 31.5k steps. Also, if Tags and Comments are stored in the S2E, a part of this area is used. A 'step' is the minimum unit which composes an instruction and, depending on the type of instruction, there will be 1-10 steps per instruction.




System information

'System information' is the area which stores execution control parameters and user program control information for executing the user program, and occupies 0.5k steps. The following contents are included in the system information.

- (1) Machine parameters (model type, memory capacity)
- (2) User program information (program ID, system comments, number of steps used, etc.)
- (3) Execution control parameters (scanning mode, sub-program and interrupt program execution conditions)
- (4) Retentive memory area information
- (5) I/O allocation information
- (6) I/O interrupt assignment information
- (7) Network assignment information
- (8) Computer link parameters
- (9) System diagnosis function execution conditions

Out of these, the CPU automatically performs the setting/updating of the machine parameters of (1) and the number of steps used of (2). Items apart from these are set by the user from the programmer. Here, only the retentive memory area information of (4) and the I/O allocation information of (5) are described. The other items are described in Part 2 and Part 3.

Retentive memory area

The ranges for retaining the data during power off can be set for the auxiliary register (RW), the timer register (T), the counter register (C) and the data register (D). Data other than within these set ranges will be 0-cleared (device is OFF) in the data initialization process at power up. This setting is performed in a way to designate from the first address (0) to a designated address for each of the above registers. (See Section 5.2 for details)

* I/O allocation information As described in Section 3,I/O allocation information is stored here by executing automatic I/O allocation or manual I/O allocation. The CPU determines input/output register allocation based on this information. Also, as self-diagnosis, the CPU executes a check as to whether the modules in the allocation information are correctly mounted.

User program

The user program is a group of instructions for executing control, and has a capacity of 31.5k steps. The function which executes the user program is the main function of the programmable controller S2E.

The user program is stored by each program type as shown in the following diagram, and it is managed by units called 'blocks' in each program type. Also, in 1 block, the user program is managed by a rung number (in the case of ladder diagram). Therefore, in the monitoring/editing the user program, a specified rung can be called by designating the program type, block number and rung number.



* Program Types

As program types, the main program, sub-programs (#1-#4), the timer interrupt program, I/O interrupt programs (#1-#8) and the sub-routines are available. Although there is a capacity limit of within a total of 31.5K steps, there is no capacity limit on any of the program types.

* Blocks

From 1 to 256 are effective as block numbers. Every block has no capacity limit. In the S2E, apart from the Ladder diagram, the SEC language can be used. However multiple languages cannot be used in one block. In other words, when multiple languages are used, it is necessary to separate blocks. In the case of using the ladder diagram only, there is no need to divide the block.

* Rungs

Within the block, the user program is managed by the rung number. (In the case of the Ladder diagram). A 'rung' signifies one grouping which is linked by lines other than right and left power rails. There is no limit to the number of rungs which can be programmed within one block. The size of one rung is limited to 11 lines \times 12 rows (maximum 132 steps), as shown in the following diagram.



Program execution sequence

The main program is the main body of the user program which executes every scan, and must have at least one END instruction. Here, the program execution sequence is described in the case of the main program only. The operation of other program types is described in Part 2.

The user program is executed in the following sequence.

- 1 The main program is .executed in sequence from the first block (the lowest number block) to the block which contains the END instruction.
- 2 Within one block, it is executed in sequence from the first rung (Rung 1) to the last rung (in the case of the block containing the END instruction, to the rung which has the END instruction).
- ③ Within one rung, it is executed in accordance with the following rules.

- (1) When there is no vertical connection, execution is carried out from left to right.
- (2) When there are OR connections the OR logic path is executed first.



(3) When there are branches, execution is carried out from the upper line to the lower line.



(4) A combination of (2) and (3) above.







- 1. The block numbers need not be consecutive. In other words, there may be vacant blocks in the middle.
- 2. The rung numbers must be consecutive. In other words, vacant rungs cannot be programmed in the middle.

5.1 User data types and functions

Data stored in the RAM memory of the CPU and which can be referred directly in a user program, such as the states of input/output signals, control parameters and arithmetical results during execution of the user program are called 'user data'.

From the viewpoint of treatment, user data can be considered as divided into registers and devices.

Registers are locations which store 16-bit data. The following types are available according to their functions.

Code	Name	Function	Number	Address Range
XW	Input register	Stores input data from the input module (batch input)		XW000-XW511
YW	Output register	Stores output data to the output module (batch output)	Total	YW000-YW511
IW	Direct input register	Direct input data from the input module (direct input)	512 words	IW000-IW511
OW	Direct output register	Direct output data to the output module(direct output)		OW000-OW511
RW	Auxiliary register	Used as a temporary memory for results during execution of the user program	1000 words	RW000-RW999
SW	Special register Stores error flags, execution control flags, clock-calendar data timing clocks, etc. 256 words		SW000-SW255	
Т	Timer registerStores elapsed time during timer instruction execution1000 words		1000 words	T000-T999
С	Counter register Stores current count value during 512 words		512 words	C000-C511
D	Data register	Used for storing control parameters and as a temporary memory for execution results	8192 words	D0000-D8191
W	W Link register Data exchange area with data (TOSLINE-S20)		2048 words	W0000-W2047
LW	Link relay register	Data exchange area with data transmission module (TOSLINE-F10)	256 words	LW000-LW255
F	File register	Used for storing control parameters and for storing accumulated data	32768 words	F0000-F32767
Ι		Used for indirect addressing for	1 word	I (No address)
J	Index register	register designation of	1 word	J (No address)
K		instructions	1 word	K (No address)

- *1) In the S2E system, 1 word is treated as equal to 16 bits and units called words are used as numbers of registers.
- *2) All register addresses are decimal numbers.
- *3) In the timer register T000-T063 increase in 0.01 second units (0.01 second timer) and T064-T999 increase in 0.1 second units (0.1 second timer).

On the other hand, 'devices' are locations which store 1-bit data (ON/OFF information). The following types are available according to their functions.

Code	Name	Function	Number	Address Range
x	Input device	Stores input data from the input module (batch input) Corresponds to 1 bit in the XW register		X0000-X511F
Y	Output device	Stores output data to the output module (batch output) Corresponds to 1 bit in the YW register	Total 8192 points	Y0000-Y511F
I	Direct input device	Direct input data from the input module (direct input)		10000-1511F
0	Direct output device	Direct output data to the output module (direct output)		O000-O511F
R	Auxiliary relay device	Used for internal relay. Corresponds to 1 bit in the RW register	16000 points	R000-R999F
S	Special device	Stores error flags, execution control flags, timing relays, etc. Corresponds to 1 bit in the SW register	4096 points	S0000-S255F
т.	Timer relay device	Reflects the execution result of the timer instruction Corresponds to the T register operation of the same address	1000 points	Т.000-Т.999
C.	Counter relay device	the counter instruction ce Corresponds to the C register operation of the same address		C.000-C.511
Z	Link device	Data exchange area with data transmission module (TOSLINE-S20) Corresponds to 1 bit in the leading 512 words of the W register	16000 points	Z0000-Z999F
L	Link relay device	Data exchange area with data transmission module (TOSLINE-F10)	4096 points	L0000-L255F

The address expressions for devices are as shown below.



Therefore, for example, device X0352 expresses bit 2 of register XW035, and if X0352 is ON, it means that bit 2 of XW035 is 1.



Conditions for data initialization

The user data are initialized according to the conditions in the following table at power up and at transiting the RUN mode. Also, the leading 4k words of the data register (D0000 to D4095), are the subjects of the Initial Load. Therefore, when the Initial Load conditions are established, initialization will be carried out in the

sequence Initial Load \rightarrow data initialization. (See Section 2.3 for Initial Load)

Register/Device	Initialization	
Input registers/devices (XW/X)	For forced input devices the previous state is maintained, the others are 0-cleared.	
Output registers/devices (YW/Y)	For coil forced output devices the previous state is maintained, the others are 0-cleared.	
Auxiliary registers/devices (RW/R)	For registers designated as retentive and coil forced devices the previous state is maintained, the others are 0-cleared.	
Special registers/devices (SW/S)	CPU setting part is initialized and the user setting part is maintained.	
Timer registers/relays (T/T.)	For registers designated as retentive and the devices which correspond to them the previous state is maintained, the others are 0-cleared.	
Counter registers/relays (C/C.)		
Data registers (D)	For registers designated as retentive the previous state is maintained, the others are 0-cleared.	
Link registers/relays (W/Z)	For forced link devices the previous state is maintained, the others are 0-cleared.	
Link relays (LW/L)	For forced link relays the previous state is maintained, the others are 0-cleared.	
File registers (F)	All maintained	
Index registers (I,J,K)	All 0-cleared	

*) The retentive memory area designation is available for the RW, T, C and D registers.

These areas are designated by the system information setting function of the programmer. For each register the area from the first address (0) to the designated address becomes the retentive memory area.

T-PDS's Retentive Memory Area Designation Screen



Sample system In this section, simple sequences as examples, input/output allocation, program designing and also the procedures for the actual programming operation are shown. Refer to them when using the S2E.

Let us consider the sequence in the following diagram as an example



① When the 'Start' switch is pressed with LS0 in the ON state, the following operation is executed.



② The above operation is repeated only for the number of times set by the numerical setting device. During the operation, the 'Operating' lamp is lit and, at the same time, the actual number of executions at that time is displayed on the numerical display device.

When the operation is completed, the 'Operating' lamp will go out, and the 'Operation complete' lamp will be lit.

 If the 'Stop' switch is pressed during the operation, the motor is stopped at that position and, after 1 second, starts in reverse.
 When the LS0 becomes ON, the motor is stopped and, after 1 second, the 'Preparation complete' lamp is lit.

- ④ When LS0 is ON in states other than during operation, the 'Preparation complete' lamp is lit. The 'Start' switch is only effective when the 'Preparation complete' lamp is lit.
- (5) When the 'Emergency stop' switch has been pressed, the motor is stopped in that position and the 'Fault' lamp is lit. In that state, if the 'Fault reset' switch is pressed, the 'Fault' lamp will go out.

6.2 Input/output allocation

First decide the module configuration and make a Map of Correspondence between external signals and registers/devices. Here, the allocation is made for modules with the configuration shown below.

* Module configuration and register allocation



* Input/Output Map

XW000 (Numerical Setting Device)		XW001 (Switches)		
X0000)	X0010	Emergency stop (normally ON)	
01	100	11	Fault reset	
02		12	Start	
03		13	Stop	
04		14		
05	×10 ¹	15		
06		16		
07		17		
08		18	LS0	
09		19	LS1	
0A		1A	LS2	
0B	J	1B	LS3	
0C		1C	Answerback forward	
0D	> ×10 ³	1D	Answerback reverse	
0E		1E		
0F	J	1F		

YW002 (Numerical Display Device)		YW003 (Lamps)		YW004 (Motor)	
Y0020		Y0030	Fault	Y0040	Forward
21	×10 ⁰	31	Preparation complete	41	Reverse
22		32	Operating	42	
23	J	33	Operation complete	43	
24		34		44	
25	×10 ¹	35		45	
26		36		46	
27	J	37		47	
28		38		48	
29	×10 ²	39		49	
2A	× 10	ЗA		4A	
2B	J	3B		4B	
2C		3C		4C	
2D	10 ³	3D		4D	
2E		3E		4E	
2F	J	3F]	4F	

6.3 Sample program	A sample program of this sequence are shown on the following pages. When designing a program, arrange the conditions, and give them careful thought so that the program will follow the flow of operations as far as possible. Here, the program is composed using basic instructions only. The following is a simple explanation of the instructions used in this program.
${\color{black} {\boldsymbol{ \bigtriangleup}}}$	
Input — ├─Output ᢙ Input — ↓ ← Output	NO contact Put output ON when the input is ON and the state of device (A) is ON. NC contact
Input — ↑ —Output	Put output ON when the input is ON and the state of device (A) is OFF. Transitional contact (rising) Put output ON only when the input at the previous scan was OFF and the input at the present scan is ON.
Input —()—	Coil Put device ② ON when the input is ON, and put device ③ OFF when the input is OFF.
Input – (🖉 TON Trnn) – Output	ON-delay timer After the input has changed from OFF to ON, put output ON after the elapse of the time specified by (A). Also, at this time put the corresponding timer relay ON. (the 0.1 second timer in the example on the next page)
Counter input — (ACNT Conn) — Output	Counter With the enable input in the ON state, count the number of times the count input is ON and store in counter register Cnnn. When the values of (A) and Cnnn become equal, put output ON. When the enable input is OFF, clear Cnnn and put output OFF.
Input —[Binary conversion When the input is ON, convert the value of BCD which has been stored in \textcircled{B} to a binary number and store in \textcircled{B} .
Input —[BCD conversion When the input is ON, convert the value of ${}^{igodold O}$ to BCD and is store in ${}^{igodold O}$.
Input[мсs] [мсв]	Master control set/reset Put the power rail between MCS and MCR ON only when the input of MCS is ON.







Programming procedure

Here, the procedures for actually writing this program to the S2E using the programmer (T-PDS) are shown. (An operational example of T-PDS32 for Windows version 2.20)

(1) Turn the programmer power ON, startup the T-PDS. (T-PDS initial Screen)



(2) Click New Project on the File menu. The PLC Type list box will appear asking you to select the PLC. In the PLC Type list box, select the controller PLC type S2T-32K.



(3) Next carry out the I/O allocation. On the PLC menu, point to I/O Allocation and click I/O Allocation on the submenu.
The I/O allocation becautill appear and information with a necessary.

The I/O allocation box will appear, and information with a necessary is registered.

O Allocation						×
-Allocation Lis	st —					ОК
Unit/ Slot	Top Reg No.	Туре	Size	Type Description		Cancel
00-PU						Help
00-00						
00-01						
00-02						
00-03						
00-04						Setup 1
00-05						
00-06						<u>C</u> lear
00-07						A <u>l</u> l Clear
<u>A</u> utoma	Automatic I/O Allocation Online I/O Module Replacement Toggle Address/Number of Words					

(4) Now we enter the Programming phase. Programming is done in Edit mode. On the Edit menu, click Edit Mode.A dialog box will appear, allowing you to select the programming

language. Select Ladder and then click OK. _ 🗆 × File E P [UNT [LED] - Main _ 🗆 × Math Compr LG/SFT DT/PRG Fun BCD/FP RAS/IO User SeqIns Move F1 F2 Prev Next F12 TON CNT MOV . 18:01:43 For Help, press F1 OFFLINE Editor OvrWrt

(5) To save the program disk file, select "Save Program As" under File menu.

Enter the name of the file in the File Name text box. After entering the file name, click OK. The program will be stored in that file.

T-PDS32 for Windows - [C:¥tem	p¥s20] - Main Program Block 1
<u>File E</u> dit <u>V</u> iew <u>S</u> earch <u>P</u> LC	Debug Comment Option Window Help
New Project Ctrl+N Open Project Ctrl+O Save Project Ctrl+S	
Save Project As Ctrl+A	
Close Project	W0255]{ +1 W0768]{ -1 W1023]
Compare Project	- 00256 MOU RW0017 00256 MOU RW0027
Multiple Projects	
<u>P</u> rint Ctrl+P Print Pre⊻iew Pr_int Setup	L 00256 MOU RW011]
Trans <u>f</u> er Program Program <u>B</u> lock Read	[00768 MOV RW021]] 00256 MOV RW022]
1 s20.PRM 2 NMI-ERR.PRM	[00768 MOV RW031]
Exit Alt+F4	
8-LEND 9- 10- 11-	
OFFLINE	ew 18:02:49 For Help, press F1

(6) When the whole program has been written in work file in the operation up to this point, load the program into the S2E.

First, connect the S2E and the T-PDS with the dedicated cable.

Next, put the RAM/ROM switch on the CPU to RAM, the operation mode switch to the HALT position, and turn on power to the S2E.

(7) Put the T-PDS into communication mode with the PLC (S2E).

To change the online/offline status, use Online/Offline on the PLC menu. Clicking Online/Offline toggles the status to the opposite of the current status.

T-PDS32 for V	/indows - [C:¥temp¥s20] - N	Main Program Block 1	
<u>F</u> ile <u>E</u> dit <u>V</u> iev	v <u>S</u> earch <u>P</u> LC <u>D</u> ebug	<u>C</u> omment <u>O</u> ption <u>Window</u> <u>H</u> elp	
🗋 😂 🖪 🔒	System <u>P</u> ara	rameters 🔰 🕬 📧 📰 📶 🗖 💁 🗈 📰 🔤 🔍 📟 🔜 🔛 📰 🔛	8
Image: Cylemplescol 1- 2- 0000 4- 2- 0027 3- 0027 6- 0000 7- 2- 0000 4- 20000 5- 0000 7- 20000 9- 10- 11-	D G Blocker Histor D Main Pr Sector Histor D Main Pr Sector Histor C Access S 2 NOU RI Memory Man Plo Control XFER I Control 1 NOU RW020] 0076 1 NOU RW020] 0076 XFER RW022 →	Ion Image: Constraint of the second	
OFFLINE	View	18:03:38 For Help, press F1	

When the status is changed from Offline to Online, a project for that controller opens and the program for the first block is displayed. Now the T-PDS has been changed to the online mode.

(8) Next, clear the memory of the S2E. On the PLC menu, point to Memory Management and click Clear Memory. A dialog box will appear, asking you to confirm that you want to clear the memory. Click OK.



(9) Next, transfer (load) the program which has been written in the work file to the S2E. To load programs from disk, point to Transfer Program on the File menu and click File -> PLC on the submenu.



A dialog box will appear.

This dialog box is used to enter the name of the file to be loaded from the disk.

(10) When the loading of the program has been completed by the above operations, operate the S2E (RUN mode) and debug the program.

When the S2E is put into the RUN mode with the aim of program debugging and test running, take thorough precautions for safety, such as switching OFF the motive power circuit.

"PLC: RUN" will be displayed on the screen. This is the monitor screen for the program execution state.

Perform confirmation of operation by using the external simulation switch and the T-PDS simulation input function (Force function). For operation, see separate T-PDS operation manual.

When carrying out program correction/modification, stop the S2E temporarily (put into the HALT mode), and correct/modify the program in the S2E.

When carrying out creation/modification of the program while still in the online mode, the operations are the same as in to offline mode.

(11) When program correction and operation check are completed, save the program in the disk and switch OFF the S2E power.

The above completes the programming procedure. If the S2E's RAM/ROM switch is put to ROM and the Operation Mode switch is put to RUN, the S2E will operate automatically when power is next switched ON.



In the case of a CPU with a built-in flash memory, write the program into the flash memory before the above procedure (10). The operation can be performed by click "Write EEPROM/IC Card". (See the screen on the procedure (8)).

PART 2 FUNCTIONS

 1.1
 S2E System configuration

 configuration
 The S2E system configuration is shown in the figure below. Part 2 explains the S2E system functions, concentrating on the S2E CPU functions.

 S2E
 Serial I/F



The internal block diagram of the S2E CPU is shown below.



The Main processor controls overall execution tasks. The Language processor (LP) works as co-processor and executes the user program (bit operation and word operation). These two processors work in parallel during scan operation.

1.2 Functional specifications

Item		Specification		
Control method		Stored program, cyclic scan system		
I/O method		Batch I/O (refresh), Direct I/O, or combination		
Number of I/O points		1024 points (when 32 pts I/Os are used) 2048 points (when 64 pts I/Os are used) Total space: 8192 points/512 words		
	Programming language	SFC (Sequential Function Chart) Ladder diagram (relay symbol+function block)		
	Program capacity	32k steps (incl. comment space) (1 step=24 bits)		
	Memory	Main memory: SRAM (battery back up) Optional memory: Flash Memory		
User Program	Instructions	Basic ladder instructions: 24, function instructions: 206 * transfer (single length/double length/register table) * arithmetic calculation (single length/double length/binary/BCD) * logical operation (single length/double length/register table/bit file) * comparison (single length/double length, sign/unsign) * program control (jump/FOR-NEXT/subroutine and others) * function (limit/trigonometric integral/PID/function generator) * conversion (ASCII/BCD/7 segment other) * Floating point operations		
	Execution speed	0.11 μs/contact, 0.22 μs/coil 0.65 μs/transfer, 1.08 μs/addition		
Scanning	system	Floating scan/constant scan (interval: 10-200 msec. 10 msec units)		
Multitaski	ng	1 main program, 4 sub-programs 1 timer interrupt (1-1000 msec, 1 msec units), 8 I/O interrupt		
	I/O device/register	8192 points/512 words (X/Y, XW/YW, batch I/O) (I/O, IW/OW direct I/O)		
	Auxiliary device/register	16000 points/1000 words (R/RW)		
	Special device/register	4096 points/256 words (S/SW)		
	Timer device/register	1000 points (T./T) (proportion of 0.1s and 0.01s timer is user definable)		
User	Counter device/register	512 points (C./C)		
data	Data register	8192 words (D)		
	Link device/register	16000 points/2048 words (Z/W) (for TOSLINE-S20)		
	Link relay/register	4096 points/256 words (L/LW) (for TOSLINE-F10)		
	File register	32768 words (F)		
	Index register	I, J, K (total 3 words)		
	Retentive memory	User specified for RW, T, C and D		
	Diagnosis	Battery level, I/O bus check, I/O response, I/O registration, I/O parity, Watch dog timer, illegal instruction, LP check, others		
RAS	Monitoring	Event history record, scantime measurement, others		
	Debugging	Online trace monitor, force, sampling trace, status latch, single step/N scan execution, break point, others		



S2E performs system initialization following power on. If no abnormality is detected, S2E proceeds the mode control processing.

Here, if the RUN mode transitional condition is fulfilled, the scan control begins. The scan control is the basic function of the S2E for the user program execution operation. And if the RUN mode transitional condition is not fulfilled, S2E enters the HALT mode and does not execute the user program.

The peripheral support processing is executed as background for communicating with the programmer and the computer link.

Self-diagnosis is carried out in each processing. The above figure shows the self diagnosis executed as background.

The details of these processes are explained in this section. Self-diagnosis is explained in 5 RAS functions. 2.2 System initialization The system initialization is performed after power is turned on. The following flow chart shows the sequence of processes explained below.



- CPU hardware check and initialization System ROM check, system RAM check and initial set up, peripheral LSI check and initial set up, RTC LSI check, and language processor (LP) check take place.
- ② Power-off time, Power-on time record The last time the power was switched off is recorded in the event history table, and the present date and time read from the RTC LSI is recorded as power-on time. Also the present date and time are set into the special register (SW007-SW013).
- ③ Power interruption decision In the hot restart mode (S0400 is ON), if power-off period is less than 2 seconds, it is decided as power interruption. In this case, initial load and user data initialization explained below will not be carried out. (only when the last power-off occurred in the RUN mode)
- ④ Battery check

The battery voltage is checked for the user program and the user data backup. If the battery voltage is lower than the specified value a message is recorded in the event history table 'batt voltage drop' together with the special relay battery alarm flag (S000F) setting.

5 Initial load

The initial load means the term for the transfer of the contents of the user program and the leading 4k words of the data register (D0000 to 04095), from the peripheral memory (Flash Memory) to the main memory (RAM), prior to running the user program. The initial load is initiated when the power is turned on, the operation mode switch is in RUN and the RAM/ROM switch is turned to ROM.

- * The initial load is not performed if the user program is written in the flash memory, but the contents are destroyed (BCC error detection).
- 6 User data initialization

The user data (registers and devices) is initialized according to the conditions in the following table:

Register/Device	Initialization	
Input registers/devices(XW/X)	For forced input devices, the previous state is maintained, the others are 0-cleared.	
Output registers/devices(YW/Y)	For coil forced output devices, the previous state is maintained, the others are 0-cleared.	
Auxiliary registers/devices (RW/R)	For registers designated as retentive and coil forced devices, the previous state is maintained, the others are 0-cleared.	
Special registers/devices (SW/S)	CPU setting part is initialized and the user setting part is maintained.	
Timer registers/relays (T/T.)	For registers designated as retentive and the device corresponding to the previous state is maintained, the others are 0-cleared.	
counter registers/relays (C/C.)		
Data registers (D)	For registers designated as retentive, the previous state is maintained, the others are 0-cleared.	
Link registers/relays (W/Z)	For forced link devices the previous state is maintained, the others are 0-cleared.	
Link relays (LW/L)	For forced link relays, the previous state is maintained, the others are 0-cleared.	
File registers (F)	All maintained	
Index registers (I, J K)	All 0-cleared	

- *1) For the force function, refer to 5.8 Debug Support Function.
- *2) For the retentive memory area designation, refer to Part 3, Section 2.2.
- ⑦ User program check The contents of the user program on the main memory (RAM) are checked by BCC.
- 2.3

Mode control The S2E operation mode is selected according to the status of the operation mode switch on the CPU module and mode change requests from the peripherals (programmer, computer link, data transmission system).

The S2E operation mode is basically divided into three; RUN mode, HALT mode and ERROR mode. Also, within the RUN mode, other than the usual RUN mode, RUN-F, HOLD and DEBUG modes mainly for debugging are also available.



The following explains the operation of each mode, after which the conditions (mode transition conditions) are explained.

- HALT: All external outputs are switched OFF, user program execution and I/O processing are halted. In the HALT mode the mode control is run periodically (every 50 ms), idle time is shared to peripheral support and diagnostic control. Externally this is the mode for creating/amending user programs.
- RUN: After initial load (where necessary), user data initialization (where necessary), I/O module mounting check, user program check, and scan mode decisions, S2E goes into the RUN mode. Mode control, batch I/O processing timer update, and user program execution are run repeatedly in the RUN mode. This is called scan control. There are 2 scanning methods; the floating scan repeats program execution continuously and the constant scan repeats program execution in a fixed cycle. Selection is called scan mode selection. Scan control is explained in detail in 2.4.
- RUN-F: This is the forced run mode. It differs from the above RUN mode in that scan control begins even if the allocated I/O modules are not actually mounted. (If other modules are mounted instead, the mode will not run.) Otherwise action is the same as the above RUN mode.
- HOLD: This is the scan temporary stop mode. Only the batch I/O processing is run, the timer update and the user program execution are halted. The scan mode continues from the status previously reached.
 The I/O module test can be performed by the data monitor/set function.
- DEBUG: This is the mode which may be used for program debugging functions (single step execution, single rung execution, N scan execution, breakpoint setting, etc.). In this mode, there are three sub-modes; D-HALT, D-STOP and D-RUN. For the DEBUG mode functions, see Section 5.8.3.
- ERROR: When an error is detected in one of the diagnostic checks and operation cannot be resumed by the prescribed retry action, S2E will enter this mode. In the ERROR mode the output is completely OFF, only the error reset command is effective from the programmer (the error reset command takes S2E back to the HALT mode). Refer to 5 RAS Functions for detailed diagnosis.

The transition conditions for each mode are shown below.

	Previous state)	OB mode transition factor	OP mode	Noto
OP mode	RAM/ROM	Mode SW		transition	NOLE
(Dowor off)	RAM	—	Power on		INZ
(Power off)	ROM	HALT	Power on		IL, INZ
ERROR	—	—	Command Error Reset	HALT	
Other than		DUN	$Mode\;SW\toHALT$		
above		RUN	Command HALT		

• HALT mode transition conditions

• RUN mode transition conditions

Previous state			OP mode transition factor	OP mode after	Note
OP mode	RAM/ROM	Mode SW		transition	
(Power off)	ROM	RUN	Power on		IL, INZ
	_	RUN	Power on (HOT restart)		
HALT	RAM	HALT	$Mode\ SW \to RUN$	RUN	INZ
		RUN	Command RUN		INZ
	ROM	HALT	$Mode\ SW \to RUN$		IL, INZ
		RUN	Command RUN		IL, INZ
HOLD		RUN	Command HOLD Cancel	RUN or RUN-F	Return to mode before HOLD

• RUN-F mode transition conditions

Previous state			OP mode transition factor		OP mode	Note
OP mode	RAM/ROM	Mode SW			transition	NOLE
HALT	RAM	RUN	Command	Force Run	RUN-F	INZ
	ROM	RUN	Command	Force Run		IL, INZ
HOLD	_	RUN	Command Cancel	HOLD	RUN or RUN-F	Return to mode before HOLD

• HOLD mode transition conditions

Previous state			OP mode transition factor	OP mode	Noto
OP mode	RAM/ROM	Mode SW		transition	NOLE
RUN	—	RUN	Command HOLD		
RUN-F		RUN	Command HOLD	HOLD	
D-RUN	—	RUN	Command HOLD		

Previous state			OP mode transition factor	OP mode	Note
OP mode	RAM/ROM	Mode SW		transition	NOLE
HALT	—	RUN	Command Debug		
D-STOP	—	RUN	Command D-HALT	D-HALI	
		RUN	Command Initial	D-RUN	INZ
D-HALT			Command Continue		
			Command Step		
			Command Rung		
	_	RUN	Command Initial		INZ
			Command Continue		
D-STOP			Command Step		
			Command Rung		
HOLD	—	RUN	Command HOLD Cancel		
D-RUN		RUN	N scan complete		
			Break point detected		
			Stop condition fulfilled		
			Step execution completed	D-310F	
			Rung execution completed		
			Command Stop		
D-HALT	_	RUN	Mode SW \rightarrow HALT		
			$Command \rightarrow HALT$	HALT	
D-STOP	_	RUN	Mode SW \rightarrow HALT		
			$Command \rightarrow HALT$		
D-RUN	—	RUN	Mode SW \rightarrow HALT		

DEBUG mode transition conditions

- *1) In the table, OP mode, RAM/ROM and Mode SW mean Operation mode, RAM/ROM switch and Operation mode switch, respectively.
- *2) means the switch status is not related to.
- *3) In the OP mode transition factor column, "Mode SW → XX" means switching the Operation mode switch to XX position. And "Command XX" means issue of the command XX from the programmer.
- *4) Switching the Operation mode switch between RUN will not affect the operation mode. However, the protect state will be changed accordingly. (Refer to Section 5.4).
- *5) In the Note column, IL means initial load execution, and INZ means the user data initialization.
- *6) See Section 5.8.3 for the DEBUG mode functions.



The following diagram illustrates the mode transition conditions.

- *1) --- means the ERROR mode transition.
- *2) [\rightarrow XX] means switching the Operation mode switch to the XX position.
- *3) \lceil XX \rfloor means issuing of the command XX from the programmer.
- *4) The setting status of the RAM/ROM switch and the Operation mode switch at power on are indicated by (XX) and [XX], respectively.

Scan control As explained in 2.3, when the RUN mode transition conditions are fulfilled, initial load (when necessary), user data initialization (when necessary), I/O mounting check, program check and scan mode setting are performed, and scan control begins. In scan control, mode control, batch I/O processing, timer update and user program execution are repeated. The following diagram shows the scan control flow chart.



① Initial load

When the RAM/ROM switch is in the ROM side and the Operation mode switch is in the RUN position, the user program and the leading 4k words of the data register (D0000 to D4095) stored in the peripheral memory (flash memory) will be transferred to the main memory (RAM) in accordance with the following conditions.

- Initial load will not be performed if the user program is written in the flash memory but the contents are destroyed (BCC error detection). In this case, the S2E will enter the ERROR mode.
- Initial load will not be performed if the S2E is in the Hot restart mode from power interruption.
- ② User data initialization

User data initialization takes place. Refer to 2.2, System initialization, for detailed initialization. User data initialization will not be performed if the S2E is in the Hot restart mode from power interruption.

- ③ I/O mounting check
 The I/O module mounting status is checked based on the I/O allocation information. (Refer to details in 5 RAS functions)
- User program check BCC check will be performed on the user program in the main memory (RAM). (Refer to 5 RAS functions for details)
- Scan mode setting Setting of the scan mode (floating scan or constant scan) will be performed. The scan mode is explained in 2.4.1.
6,10 Batch I/O processing

Data exchange between the I/O image table (I/O register/device) and the I/O module will be performed based on the I/O allocation information. Data exchange with the data transmission module (TOSLINE-S20, TOSLINE-F10) will be also performed. The first scan is input only.

Batch I/O processing is explained in 2.4.2.

⑦,① Timer update

The activated timer registers and the timing relays (S0040-S0047) will be updated. Timer update is explained in 2.4.3.

(8), 12 User program execution

User program instructions will be executed in sequence from the beginning to the END instruction. The execution object is a main program and sub-programs. In case of an interrupt program, when the interrupt is generated, the corresponding interrupt program is activated immediately. The user program execution control is explained in detail in section 3.

(9) Mode control

Will check the Operation mode switch and for mode change commands from the programmer and change the operation mode. Also, scan timing control will be performed by measuring the scan cycle.

2.4.1 In the S2E, the scan mode enables select from floating scan and constant scan.

The floating scan mode is that, immediately after one scan is complete the next scan commences. It is the shortest scan cycle but the scan cycle varies according to the user program execution state.

The action of the floating scan is shown in the following diagram.



The constant scan mode has a specified time cycle for scanning. The setup range of the cycle is 10-200 ms (10 ms units). Use this scan cycle to avoid variation in scan intervals.

The action of the constant scan when the cycle is fixed at 50 ms is shown in the following diagram.

←	Scan cycle (fixed at 50 ms)				 <u>ج</u>	Scan cyc	le (fixed	at 50 ms)	
1	Mode	I/O	Timer	User program	Mode	I/O	Timer	User program	

Scan mode selection will be performed by setting up the scan cycle in the system information menu of the programmer.

To select floating scan, do not set up a scan time (leave blank).

With the constant scan, scan time can be set up within the range 10-200 ms (10 ms units).



Constant scan cycle					Const	ant scan	cycle		
Mode	Mode I/O Timer User program			Mode	I/O	Timer	User program	Mode	
			Immediately to	✓ the next	scan	1	Returns to the o	∕ > >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>	scan

2.4.2

Batch I/O processing The status of the external input signals will be read from input modules onto the I/O register/device (XW/X). Output register/device (YW/Y) status will be output to the output modules. This process takes place before user program execution and is done in batches, hence named batch I/O processing. The object of the batch I/O processing is as follows:

Batch input ... signals from input modules without i designation on I/O allocation and input registers/device (XW/X) which are not forced.

Batch output ... output registers/devices (YW/Y) corresponding to output modules without i designation on I/O allocation.

Also, data reading/writing between the data transmission module (TOSLINE-S20, TOSLINE-F10) and the link registers/relays (W/Z and LW/L) will be performed in this process.



If we consider S2E operation simply from the viewpoint of external signal exchanges, batch I/O processing and user program execution can be considered to be repeated continuously, as shown in the following diagram.



Basically, this has the advantage that high speed scanning is achieved because the S2E CPU does not access to the I/O modules during user program execution. Also it is easy to create program logic because the XW data are not changed during user program execution. This method is called the batch I/O processing method (refresh method).

There is also another method of S2E operation whereby I/O module data exchange takes place during user program execution, using IW/I instead of XW/X, and OW/O instead of YW/Y. This method is called the direct I/O processing method. It is recommended that the I/O modules used in direct I/O are inhibited from batch I/O (they have i specification on I/O allocation) to shorten the time for batch I/O processing.

Ν	IOTE
7	
(1)	Use the following criteria for batch I/O processing time. Input (XW) ··· 22 μs/register Output (YW) ··· 22 μs/register Link (W/LW)) ··· 7 μs/register
(2)	I/O modules with i designation on I/O allocation (iX, iY, iX+Y) are not part of batch I/O processing. Refer to Part 3 for I/O allocation.
(3)	Forced input devices (X), link register devices (Z), and link relays (L) are not part of batch I/O processing. The force function is explained in section 5.8.1.
(4)	Refer to the data transmission module manual for the allocation of the link register/relay (W/Z and L/LW) to the data transmission module.
(5)	With direct I/O processing, output will be in register units even when the bit (O) is specified. Refer to Part 3 for direct I/O registers.

2.4.3

Timer update The timer registers activated by timer instructions will be updated (increased), and the timing relays (S0040-S0047) will be updated.

• Updating timer registers



The number of system interrupts which occur during the timer update cycle (\approx scan cycle) will be counted, and the counts will be added up in the timer registers which are started up by the timer instructions (TON, TOF, SS, TRG).

The 10 msec interrupt is used for the 0.01 second timer (T000-user), the 10 ms interrupts are accumulated and used for the 0.1 second timer (user-T999). The timer reset and the time-up processing will be performed in the execution of the timer instruction.

Timer classification	Timer register (Timer device)	Preset range	Notes
0.01 second	T000-T063	0-32767	On-delay timer (TON)
timer	(T.000-user)	(0 ~ 327.67 seconds)	Off-delay timer (TOF)
0.1 second	T064-T999	0-32767	Single shot timer (SS)
timer	(user-T.999)	(0 ~ 3276.7 seconds)	Timer trigger (TRG)

*) Take the criteria for the time for performing the timer register update as follows.

4 µs/timer register (update time)

Updating timing relays
 The timing relays (S0040-S0047) ON/OFF status is controlled by
 using the 10 msec system interrupt. The binary counter is
 configured as shown on the next page. (When RUN is started up
 they will be all OFF)



Peripheral support

Peripheral support processing will interpret request commands from the peripherals (programmer, computer link, data transmission module), process the requests and responds.

In the S2E, the Language processor (LP) takes charge of user program execution. The peripheral support processing will be performed by the main processor during user program execution in parallel.



- *1) For commands which require accessing to user data, the command interpretation will be performed in parallel and the data accessing will be performed at the bottom of scan at batch for data synchronization.
- *2) If two or more commands are received simultaneously from the request sources, the order of priority will be as follows: Programmer > Computer link > TOSLINE-S20(CH1) > TOSLINE-S20(CH2)

Programming support functions

The programming support functions are part of the functions realized as a result of peripheral support processing. Detailed programming support functions are explained in separate manuals for the programmer. The explanation here relates to an overview of the functions and their relation to the S2E operation modes.

(1) Memory clear

When the memory clear command is received, the content of the user program memory (RAM) will be initialized and the content of the user data memory (RAM) will be cleared to 0.

(2) Automatic I/O allocation

When the automatic I/O allocation command is received, the types of I/O modules mounted will be read and the I/O allocation information will be stored on the system information. (System information is in the user program memory.)

- (3) Reading the I/O allocation information The I/O allocation information will be read from the system information, and sent to the peripherals.
- (4) Writing I/O allocation information
 I/O allocation information received from peripherals is stored on the system information.
- (5) Reading the system information The system information (program ID, retentive memory specification, number of steps used, scan mode specification, other) is read and sent to the peripherals.
- (6) Writing system information The system information (user setup items)

The system information (user setup items) received from the peripherals is stored in the system information.

- (7) Reading the program In response to a request from peripherals, a specified range of instructions will be read from the user program memory, and sent to the peripherals.
- (8) Writing the program A specified range of instructions is received from peripherals and written onto the user program memory. After writing, the BCC (check code) correction will be carried out immediately.

(9) On-line program change

Changing the content of the user program memory (adding/changing/inserting/deleting) and the BCC correction will be carried out in the RUN mode. This action is performed after completion of one scan, so the scan cycle is extended while this is being processed.

Changing the program on-line is subject to the following restrictions.

• You may not change the number or running order of instructions which are related to the program execution (see below).

END, MCS, MCR, JOS, JCR, JUMP, LBL, FOR, NEXT, CALL, SUBR, RET, IRET

- You may not change the SFC structure in the SFC program, but you may change the action corresponding to a step and a transition condition. (Ladder diagram part).
- (10) Batch reading of program
 The content of the user program memory (including the system information) is read and sent to the peripherals.
 It is used for the program uploading (S2E → Programmer → Disk).
- (11) Batch writing the program
 The user program (including the system information) is received from peripherals and will be stored in the user program memory.
 It is used for program download (Disk → Programmer → S2E).
- (12) Search

The instruction/operand specified by peripherals will be searched through the user program memory and their address will be sent to peripherals.

- (13) Program check When the program check command is received, the user program syntax will be checked. The result of this check will be sent to peripherals.
- (14) Reading data

The specified data will be read from the user data memory in response to a request from the peripherals, and the data will be sent to the peripherals.

(15) Writing data

User data address and data content received from peripherals will be stored in the user data memory.

- (16) Program reading from the EEPROM (flash memory). The checked the flash memory content will be transferred to the user program memory and user data memory (RW, T, C, D) of the main memory (RAM).
- (17) Program writing to EEPROM (flash memory). The content of the user program memory and the user data memory (RW, T, C, D) will be transferred to the flash memory.

The execution conditions for these functions are shown in the following table.

Function	Execution conditions		
Reading I/O allocation information			
Reading system information			
Reading the program	Always possible		
Reading data			
Batch reading the program	Possible except in EPPOP mode		
Search			
Program check			
Program writing to IC memory card/EEPROM	Possible in HALT mode		
Memory clear			
Automatic I/O allocation			
Writing I/O allocation information			
Writing the system information	Possible in the HALT mode		
Writing the program			
Batch writing the program			
Program reading from flash memory			
On-line program change	Possible except in the ERROR mode		
Writing data	Possible except in the ERROR mode		



If the password function is used, available functions are limited according to the protect level of the password. Refer to 5.10 for the password function.

Program types The S2E can run several different program types in parallel (this function is called the multitask function). This function can be used to realize the optimal response time for each application.

The programs are classified into the 3 types below. There are a total of 14 programs.

- Main program (one) This program will be executed every scan and forms the main part of the scan.
- Sub-programs (4)

This program can be activated by other programs. A total of 4 (#1-#4) are provided. (#1 is fixed function) In the floating scan, the sub-program will be executed after the main program execution with time limit (user setting). And in the constant scan, the sub-program will be executed in idle time from completion of the main program execution to the beginning of the next scan.

By means of sub-programs, the main program can be used as fast scanning task, and the sub-programs as slow scanning (background) tasks.

• Interrupt programs (9)

When the interrupt condition is fulfilled, the S2E will stop other operations and execute the corresponding interrupt program immediately. A total of 5 are provided: one program which starts up at specified intervals (Timer interrupt program), and 8 programs which start up according to interrupt signals from I/O modules with an interrupt function (I/O interrupt programs #1-#8).

By means of timer interrupt, time critical control can be achieved, and by means of I/O interrupts, I/O responses can take place without affecting the scan cycle.

The sub-programs and the interrupt programs execution method and the execution conditions are explained in this section.

Main/sub programs execution control

Four sub-programs (Sub#1 to Sub#4) can be registered. They will be executed according to the conditions described in the table below. Sub#1 will be executed only once before the main program execution in the first scan. The function of Sub#2 can be selected from the normal mode or special mode. Sub#3 and Sub#4 are fixed in normal mode function.

In the normal mode, the execution mode can be selected from one time execution or cyclic execution.

No.	Normal/special	One time/cyclic	Operation		
Sub#1	N/A	N/A	Executed only once before main program in the first scan. (after I/O processing)		
Sub#2	Normal mode	One time mode when 30405=0	Executed when S0409=1. S0409 is reset automatically.		
	when S0403=0	Cyclic mode when S0405=1	Executed once every specified scans (SW042) during S0409=1.		
Cubirz	Special mode when S0403=1	N/A	Executed only once before main program in the first scan, instead of Sub#1, if S0400=1 and the last power off period is less than 2s.		
Sub#2	Normal mode	One time mode when S0406=0	Executed when S040A=1. S040A is reset automatically.		
Sub#3	only	Cyclic mode when S0406=1	Executed once every specified scans (SW043) during S040A=1.		
Sub#4	Normal mode	One time mode when S0407=0	Executed when S040B=1. S0408 is reset automatically.		
	only	Cyclic mode when S0407=1	Executed once every specified scans (SW044) during S0408=1.		

*) Hereafter, the main program, and sub-program #1 to sub-program #4 are referred as Main, Sub#1 to Sub#4, respectively.

Sub No.	Flag (Name)	Fun	Note	
Sub#1	S0410 (Sub#1 executing)	0: Not executing	1: Executing	Status
Sub#2	S0400 (Hot restart mode)	0: Normal	1: Hot restart	Setting
	S0403 (Special mode)	0: Normal	1: Special	Setting
	S0405 (Sub#2 mode)	0: One time	1: Cyclic	Setting
	S0409 (Sub#2 start)	0: No request	1: Start request	Command
	SW042 (Sub#2 interval)	Scan number sett	ng for cyclic mode	Setting
	S0411 (Sub#2 executing)	0: Not executing	1: Executing	Status
	S0415 (Sub#2 delay)	0: Normal	1: Delay	Status
Sub#3	S0406 (Sub#3 mode)	0: One time	1: Cyclic	Setting
	S040A (Sub#3 start)	0: No request	1: Start request	Command
	SW043 (Sub#3 interval)	Scan number sett	ng for cyclic mode	Setting
	S0412 (Sub#3 executing)	0: Not executing	1: Executing	Status
	S0416 (Sub#3 delay)	0: Normal	1: Delay	Status
Sub#4	S0407 (Sub#4 mode)	0: One time	1: Cyclic	Setting
	S040B (Sub#4 start)	0: No request	1: Start request	Command
	SW044 (Sub#4 interval)	Scan number sett	ng for cyclic mode	Setting
	S0413 (Sub#4 executing)	0: Not executing	1: Executing	Status
	S0417 (Sub#4 delay)	0: Normal	1: Delay	Status

The flags (special relays/registers) related to the sub-program operation are summarized in the table below.

- *) In the above table, "Setting" means the user preset flag for execution mode selection, "Command" means the user control flag for activating the sub-program, and "Status" means the execution status flag which can be monitored in the user program.
- **Sub#1 operation** Sub#1 will be executed only once in the first scan before Main execution. Therefore, Sub#1 can be used as the initial setting program at the start of the operation.

HALT mode or system initialization			Firs	t scan			 •	Seco	ond scan	>
	Mode	Transition	I/O	Timer	Sub#1	Main	Mode	I/O	Timer	Main

Sub#2 special mode operation If Sub#2 is set as the special mode (S0403=1) and the Hot restart condition is fulfilled (S0400=1 and recovery from power off less than 2 sec), Sub#2 will be executed once in the first scan before Main execution. In this case, Sub#1 is not executed. Also, when the Hot restart condition is fulfilled, the initial load and the user data initialization will not be performed.

Sub#2 special mode can be used as the initial setting program for the restart from power interruption.

System initialization			Firs	t scan				Seco	ond scan	
(Hot restart)										
	Mode	Transition	I/O	Timer	Sub#2	Main	Mode	I/O	Timer	Main

Normal mode operation (Sub#2, Sub#3, Sub#4) In the normal mode, the sub-programs will be executed after the main program execution with time limit. The time assigned for the sub-program execution is different between in the floating scan mode and in the constant scan mode.

In the floating scan mode:

The user sets the sub-program execution time in the system information. The setting range is 1 to 100 ms (1 ms units). The activated sub-program(s) will be executed within this time limit. If the execution cannot finish within this time limit, the execution will be interrupted and re-started in the next scan.

In the constant scan mode:

The activated sub-program(s) will be executed in idle time from completion of the main program execution to the beginning of the next scan. If the sub-program execution cannot finish within this time limit, the execution will be interrupted and re-started in the next scan.

There are two execution modes in the normal mode operation; the one time execution and the cyclic execution.

In the one time mode, the sub-program will be activated when the Sub#n start flag changes from OFF to ON.

In the cyclic mode, the sub-program will be cyclically activated every designated number of scans during the Sub#n start flag is ON.

One time mode The sub-program start request is checked at each time of the main program and the sub-program execution completed. If two or more start requests occur at a time, the order of priority will be as follows.

Sub#2>Sub#3>Sub#4

When the sub-program is activated, the start flag is reset automatically.



• Operation example in the floating scan

- ① Start requests to Sub#2, Sub#3 and Sub#4 from Main
- 2 Sub#2 activated
- ③ Sub#2 completed and Sub#3 activated
- ④ Sub#3 interrupted and next scan started
- (5) Main completed and Sub#3 re-started
- 6 Sub#3 completed and Sub#4 activated
- ⑦ Sub#4 completed and next scan started
- (8) Start request to Sub#3 from Main
- (9) Sub#3 activated
- 1 Sub#3 completed and next scan started
- (1) Start request to Sub#2 from Main
- 12 Sub#2 activated
- (1) Sub#2 completed and next scan started



Operation example in the constant scan

- ① Start request to Sub#2 from Main
- 2 Sub#2 activated
- ③ Sub#2 completed
- ④ Start requests to Sub#3 and Sub#4 from Main
- ⑤ Sub#3 activated
- 6 Sub#3 completed and Sub#4 activated
- T Sub#4 interrupted and next scan started
- ⑧ Sub#4 re-started
- (9) Sub#4 completed

Cyclic mode While the start flag is ON, the sub-program will be executed once every designated number of scans. The order of execution priority is as follows:

Sub#2>Sub#3>Sub#4

The start flag should be controlled (ON/OFF) by the user program. If the sub-program execution cannot be completed within the designated scans, the delay flag (S0415, S0416, S0417) is set to ON.

• Operation example in the floating scan



- ① Start requests to Sub#2, Sub#3 and Sub#4 from Main
- 2 Sub#2 activated
- ③ Sub#2 completed and Sub#3 activated
- (4) Sub#3 interrupted and next scan started
- (5) Sub#3 re-started
- 6 Sub#3 completed and Sub#4 activated
- ⑦ Sub#4 completed
- (8) Sub#2 activated in the first scan of next 3 scans
- (9) Sub#2 completed
- 1 Sub#3 activated in the first scan of next 8 scans
- 1 Sub#3 completed
- 1 Sub#4 activated in the first scan of next 20 scans
- 13 Sub#4 completed

• Operation example in the constant scan (Sub#3 and Sub#4 are omitted)



- ① Start request to Sub#2 from Main
- 2 Sub#2 activated
- ③ Sub#2 interrupted
- ④ Sub#2 re-started
- (5) Sub#2 interrupted
- 6 Sub#2 re-started
- ⑦ Sub#2 completed
- (8) Sub#2 activated in the first scan of the next 10 scans
- (9) Sub#2 interrupted
- 1 Sub#2 re-started
- 1 Sub#2 interrupted
- 12 Sub#2 re-started
- (13) Sub#2 completed

Interrupt programs execution control

When the interrupt condition is fulfilled, the S2E will stop other operations and execute the corresponding interrupt program immediately. As shown below, you can register one timer interrupt program which starts up according to an interval setup in system information and 8 I/O interrupt programs which start up according to interrupt signals from I/O modules with an interrupt function.

Interrupt program	Operation
Timer interrupt	Activated according to the interrupt interval setup in system information. The interrupt interval is set at 2 to 1000 ms (1 ms units)
I/O interrupt #1 -I/O interrupt #8	I/O interrupt programs are activated by interrupt signals generated from I/O modules with interrupt function



(1) Interrupt priority

When several interrupt conditions occur simultaneously, the programs will be executed in the order of priority shown in the following table (the lower the numerical value the higher the level of priority). Also, if other interrupt conditions occur during an interrupt program execution the interrupt conditions will be put on hold, and after the interrupt program execution is completed, they will be executed in priority order.

Interrupt program	Priority level	Priority in class		
Timer interrupt	0	_		
I/O interrupt #1		0 (initial value)		
I/O interrupt #2		1 (ditto)		
I/O interrupt #3		2 (ditto)		
I/O interrupt #4	1	3 (ditto)		
I/O interrupt #5		4 (ditto)		
I/O interrupt #6		5 (ditto)		
I/O interrupt #7		6 (ditto)		
I/O interrupt #8		7 (ditto)		

The timer interrupt has the highest level of priority, followed by the I/O interrupt programs in order.

With respect to the level of priority for I/O interrupt, the I/O interrupt from the module nearest the CPU has the highest level of priority. Refer to (3) below regarding the correspondence between interrupt programs and I/O modules.

(2) Interrupt enable/disable

You can switch between interrupt disable and enable by using the DI instruction (interrupt disable) and EI instruction (interrupt enable). By executing the DI instruction, the interrupt conditions which occur during interrupt disable mode will be put on hold; these will be then executed instantly when the interrupt enable mode is entered by executing the EI instruction. (DI and EI should be used in a pair) Also, in transition to RUN mode, the interrupt will be disabled in the first scan. It will be enabled automatically from the second scan.

(3) Allocation of I/O interrupt program

The I/O interrupt with the lowest number corresponds to the I/O module with interrupt function nearest the CPU, in the initial state. This allocation can be changed. See Part 3 Section 2.3.3. There are no restrictions on the mounting position of I/O modules with the interrupt function.



The I/O interrupt response time (from the time interrupt conditions arise until interrupt program starts up), with normal interrupt enable and no other interrupt program started up, is an instruction execution time +500 μ s in worst case.

4.1 Flash Memory The contr (EEPROM) support the flash

The contents of the user program and the register data can be stored in the flash memory. They can be read into the main memory (RAM) by the initial load function or programmer operation. Also, the data registers (D) stored in the flash memory can be accessed from the user program. Flash memory makes it possible to run without battery, and recovery is easy in the event of a program being destroyed.

Function	Details	Conditions
Program write into flash memory	Writes the contents of the user program (including the system information) and the data registers (D), the timer registers (T), the counter registers (C) and the auxiliary relay registers(RW) in the main memory (RAM) into the flash memory.	Performed by the 'Program write (RAM → IC card/ EEPROM)' command from the programmer in the following state. - HALT mode
Program read from flash memory	Transfers the contents of the flash memory to the user program memory, the data registers (D), the timer registers (T), the counter registers (C), and the auxiliary relay registers (RW) in the main memory (RAM).	Performed by the 'Program read (RAM ← IC card/ EEPROM)' command from the programmer in the following state. - HALT mode
Initial load Transfers the contents of the flash memory to the user program memor		At system initialization: - RAM/ROM switch is in ROM
	and the leading 4 k words of the data registers (D0000 to D4095) in the main memory (RAM).	At transition to RUN mode: - RAM/ROM switch is in ROM - Mode switch is in RUN
Read/write the data registers in flash memory	Reads the data of data registers in flash memory and stores in the main memory by user program. Writes the specified data of the main memory into the data registers in flash memory by user program.	Accessed by Expanded data transfer instruction (XFER)

The following functions are available with EEPROM.

_NOTE ∇▲∇

- (1) Refer to 2.2, System Initialization and 2.4, Scan Control, with respect to the initial load function.
- (2) The number of times the flash memory can be written will be limited by the hardware to 100,000 times. The S2E counts the number of times the flash memory write is performed. If the 100,000 times is exceeded, the flash memory alarm flag (S0007) will come ON. However, this checking is not effective for data writing by XFER instruction. It is recommended to check it by user program for the XFER instruction.

Overview The meaning of RAS is Reliability, Availability and Serviceability. The RAS function is the general term used for the functions installed in the S2E which increase the reliability and serviceability of the applied systems and support the operation of the system.

This section explains the self-diagnostic functions, maintenance functions, the debugging functions installed in the S2E, and the system diagnostic function which can be used by the S2E user.

5.2

Self-diagnosis The details of the self-diagnosis which are designed to prevent abnormal operation, the timing of the diagnosis and behavior when malfunctions are detected are shown below.

In building up a system, consider the system operation safety in case of the S2E shutdown (fail safe) and the system operation backup function.

In the following explanation, error registration means the storing of the details of the error and the time when it occurred on the event history table; error down means that all the outputs turn OFF and ERROR mode is entered; alarm means that the error is registered, the special relay is set, and running is continued.

Items	Diagnostics details	Behavior when error detected
System ROM BCC check	The correctness of the system ROM is checked by BCC.	Error registration takes place, FAULT and I/O LED flash. (Programmer communication impossible)
System RAM check	The system RAM read/write is checked.	Error registration takes place, the FAULT LED flashes. (Programmer communication impossible)
Peripheral LSI check	Peripheral LSI is checked for normal initialization. (Read back check)	Error registration takes place, the FAULT LED flashes, the I/O LED lights up. (Programmer communication impossible)
LP check	LP (language processor) is checked for normal initialization.	Error registration takes place, ERROR mode is entered. (Error reset command invalid)
User program memory check	The correctness of the content of the user program memory is checked by BCC. (Checked after initial load when peripheral memory is present)	Error registration takes place, ERROR mode is entered.
User data memory check	The user data memory read/write is checked.	Error registration takes place, ERROR mode is entered. (Error reset command invalid)

(1) Diagnosis at system initialization (when power supply is turned on)

Peripheral memory check	The correctness of the peripheral memory (flash memory) is checked by BCC.	Error registration takes place. ERROR mode is entered.
RTC LSI check	The validity of the data read from the RTC LSI (date and time) is checked. The data is set in the special register.	Alarm. Until reset, the date and time data (in the special register) are HFF.
Battery check	The voltage of the memory backup battery is checked	Alarm. If the user program memory BCC is normal, it will start up normally. (However, user data in the retentive memory specification is not guaranteed.)

(2) RUN start-up diagnosis

Items	Diagnostics details	Behavior when error detected
I/O verify check	The I/O allocation information and the I/O modules mounted are verified, to check that they agree.	Error registration, error down. However, when start-up is activated by a command from the programmer, a message will the displayed. It remains in HALT mode and no error registration will take place.
I/O bus check	Checks that I/O bus is normal.	Error registration, error down. However, when start-up is activated by a command from the programmer, a message will be displayed. It remain in HALT mode and no error registration will take place.
Expansion unit power check	Checks that power of expansion units is normal.	Error registration, error down. However, when start-up is activated by a command from the programmer, it will remain the in HALT mode and no error registration will take place.
I/O response check	Checks that response when I/O module is accessed is within specified response time limits.	Error registration, error down. However, when start-up is activated by a command from the programmer, a message will be displayed. It remain in HALT mode and no error registration will take place.
Program check	User program syntax is checked.	Error registration, error down. However, when start-up is activated by a command from the programmer a message will be displayed. It remain in HALT mode and no error registration will take place.

Items	Diagnostics details	Behavior when error detected
I/O bus check	Checks that I/O bus is normal. (at batch I/O processing)	Error registration then error down. (However, if recovered by retries, only registration will take place; no error down.)
Expansion unit power check	Checks that power of expansion units is normal. (at batch I/O processing)	Error registration then error down. (However, if recovered by retries, only registration will take place; no error down.)
I/O response check	Checks that response when I/O module is accessed is within specified response time limits. (At batch I/O processing and at direct I/O instruction)	Error registration then error down. (However, if recovered by retries, only registration will take place; no error down.)
I/O bus parity check	Bus parity is checked when the I/O module is accessed. (At batch I/O processing and direct I/O instruction)	Error registration then error down. (However, if recovered by retries, only registration will take place; no error down.)
LP function check	Test program run in LP (language processor) and checked for correct results. (When running the user program)	Error registration then error down. (However, if recovered by retries, only registration will take place; no error down.)
LP illegal instruction detection check	Checks whether or not illegal instruction is detected in LP (language processor). (When running the user program)	Error registration and then error down.
Scan time over check	Checks that scan cycle does not exceed set value (200 ms). However, set value can be changed by user instruction (WDT). (When running the user program)	Error registration and then error down.

(3) Diagnosis during scan

Items	Diagnostics details	Behavior when error detected
System ROM BCC check	The correctness of the system ROM is checked by BCC.	Error registration and then error down. (Error reset command invalid)
System RAM check	The system RAM read/write is checked.	Error registration and then error down. (Error reset command invalid)
Peripheral LSI check	Peripheral LSI setting status is checked.	Error registration and then error down. (Error reset command invalid)
Watchdog timer check	Watchdog timer system runaway check. (Set at 350 ms)	Error registration and transition to ERROR mode after system reset.
User memory check	User memory (RAM) read/write checked.	Error down after error registration (with retry).
LP check	LP (language processor) read/write is checked.	Error registration and then error down.
Battery check	Memory backup battery voltage checked.	Alarm
RTC LSI check	Date and time data read from RTC LSI every 300ms, validity checked, data set in special register.	Alarm. Until reset, date and time data are HFF.

(4) Diagnosis in any mode (executed in background)



Refer to the separate S2E User's Manual-Hardware, for details of troubleshooting.

Event history When an error is detected by the S2E diagnosis, the details and time of occurrence will be registered in the event history table (besides errors, the times power ON/OFF are also registered). The 30 most recent occurrences of errors can be registered in the event history table. As new data is registered, the data registered previously will be shifted down in sequence, and the oldest data will be deleted.

Use the event history table for maintenance information. It can be displayed on the programmer as below. The contents of the event history table are remained until executing the event history clear command or the memory clear command from the programmer.

ent	History				
No	Date/Time	Event	Count	Information	Mode
1	02-17-2005 18:02:29	System power on	001		INIT.
2	02-17-2005 16:32:15	System power off	001		HALT
3	02-17-2005 16:11:48	System power on	001		INIT.
ŧ	02-17-2005 16:10:40	System power off	001		HALT
5	02-17-2005 16:10:16	System power on	001		INIT.
6	02-17-2005 16:10:08	System power off	001		HALT
7	02-17-2005 16:09:45	1/O no answer	005	#00-01 W0000	HALT DOWN
;					
1					
)					
I					
2					
3					
4					

The meaning of each item on the screen above is as follows.

- (1) Number (1-30) Indicates the order of occurrence. Number one is the most recent.
- (2) Date (year-month-day) Indicates the date of occurrence. This is shown as "??-???" if the RTC LSI is abnormal.
- (3) Time (hours: minutes: seconds) Indicates the time of occurrence. This is shown as"??:???" if the RTC LSI is abnormal.

(4) Event

Indicates the sort of error detected. (System power on and system power off are also registered.)

(5) Count

Indicates the number of times the error was detected. For example, an error is detected during a process, the retry is repeated 4 times, the malfunction does not change and it goes to error down. This is indicated as count 5 and DOWN will be displayed under the Mode.

- (6) Information 1, Information 2, Information 3 Indicates supplementary information regarding the error. For example, with an I/O error the I/O module position (unit No, slot No) where the error occurred and the read/write register address etc. will be indicated.
- (7) Mode

Indicates the actual mode when the error was detected. Also displays DOWN when error down occurs. On the mode display, INIT indicates the system initialization after power is turned on.

*) Refer to the separate S2E User's Manual-Hardware for display details of detected errors and methods of proceeding.

Power interruptionThe S2E has one function that control the S2E's operation in the eventdetection functionof power interruption. That is the hot restart function which enables
the restart from the power interruption without initialization.

5.4.1 Hot restart function

For the S2E, the user can decide the operation re-start condition at the recovery from the power interruption.

The hot restart function will be effective when the special relay S0400 is set to ON (S0400=1). In this case, if power is turned off in the RUN mode and recovered within 2 seconds, the S2E moves into RUN mode without the initial load and the user data initialization.

By using this function together with the special mode of the sub-program #2, the user can decide the operation re-start condition as follows:

Interruption time	Re-start condition	Method
Longer than 2 seconds	Re-start after the normal initialization	_
Within 2 seconds	Re-start after the normal initialization	Do not use the hot restart function (S0400=0)
	Re-start after setting the prespecified data into registers/devices	Use sub-program #2 as special mode to set prespecified data
	Re-start after setting the data according to input status	Use sub-program #2 as special mode to set data according to input status
	Re-start without any initialization (hot restart)	Do not use sub-program #2 special mode

- (1) When power interruption is longer than 2 seconds, normal initialization will be carried out even if S0400 is ON.
- (2) The hot restart function is also available by using the programmer's System Diagnosis menu in addition to setting S0400 to ON.

Execution status monitoring

The following functions are served by the S2E for user to monitor the S2E execution status. (Refer to separate manuals for the programmer for operation of these.)

- Execution time measurement function Measures the following execution times. This data can be monitored on the programmer.
 - Scan cycle current value, maximum value, minimum value (1 ms units)
 - Main program execution time current value, maximum value, minimum value (1 ms units)
 - Sub-program execution time (Sub#1-#4) current value, maximum value, minimum value (1 ms units)
 - Timer interrupt execution time latest value, maximum value, minimum value (0.1 ms units)
 - I/O interrupt execution time (I/O #1-#8) latest value, maximum value, minimum value (0.1 ms units)

- (1) The scan cycle value includes the scan overhead and all interrupts occurring during the scan.
- (2) With the main program and the sub-program execution times the interrupt time for any interrupts occurring are excluded.
- (2) Online trace function

This function traces the status during program execution and displays on the programmer screen (power flow display, register value display). Since this displays data from the paint in time that the instruction is executed rather than at the end of a scan cycle, it is useful for program debugging.

Sampling trace function
 The sampling trace function collects the status of specified registers/devices and stores it into the sampling buffer, according to the specified sampling condition. The collected data can be displayed on the programmer screen in the format of trend graph (for registers) or timing chart (for devices). The sampling trace function is useful for program debugging and troubleshooting.
 Sampling buffer
 The sampling buffer size is fixed at 8k words and uses internal memory.

Sampling target The sampling targets (registers/devices) are selected from the following combinations.

- ① 3 registers + 8 devices
- 2 7 registers + 8 devices

In case of ①, 256 times per 1 k words (max. 2048 times) of collection is available. In case of ②,128 times per 1 k words (max. 1024 times) of collection is available.

Sampling condition There are the arm condition and the trigger condition for the sampling trace execution conditions.

The arm condition consists of the start condition and the stop condition. When the start condition is fulfilled, the data collection is started. And when the stop condition is fulfilled, the data collection is stopped. However, if the after counts is added to the stop condition, the arm condition is extended for specified counts of scans after the stop condition is fulfilled.

The trigger condition specifies the timing of the data collection. That is, the data collection is carried out at the moment of the trigger condition is fulfilled while the arm condition is fulfilled.

The sampling target and the condition are set on the programmer screen (below). Setting is available when the S2E is in HALT mode or the sampling trace is disabled by click disable at the top of the dialog box.

Sample Trace	x
Buffer Size Status Sampling Sample Type 8 KW Standby Disable © 7Registers+8Device	O 3Registers+8Device
Arm Condition	Load Save Set Start
Trigger Condition	<u>V</u> iew Data
	<u>C</u> lose <u>H</u> elp
Sample Target	

The sampling trace is executed when it is enabled by click enable at the top of the dialog box.

 NOTE	

 $\nabla \blacktriangle \nabla$

The sampling trace can also be started/stopped by manually without setting the arm condition. Click "Start" and click "Stop" are used.

Status latch function

The status latch function will transfer the specified devices/registers data in batches to the internal latch data storage area when the latch condition set by the programmer is fulfilled or when the Status latch instruction (STLS) is executed.

The latch condition is evaluated and data collected at the end of the scan. However, when the STLS instruction is executed, the data collection is carried out at the time of the instruction is executed. Latched data can be displayed on the programmer.

The latched status can be reset by the latch reset command of the programmer or by executing the Status latch reset instruction (STLR).

Status Latch - Condition Set		<u>></u>
Register/Device No.	Execution Status	PLC Status
W0256	LATCH	RUN
For a Register • Data Increase	– Latch Target (Register/D	evice)
🔿 Data Decrease	1 S0040 12 D0	100 23 D2000
C Data Change	2 S0041 13 D0	101 24 D2001
Uata Equal	3 S0042 14 D0	102 25 D2002
Value	4 S0043 15 W0	256 26 D2003
	5 S0044 16 W0	511 27 W0512
For a Device	6 S0045 17 D1	000 28 W0767
C Device ON	7 T000 18 D1	001 29 R0000
O Device ON or OFF	8 T001 19 D1	002 30 R0001
– File – – – – – – – – – – – – – – – – – – –	9 TOO2 20 D1	003 31 RW002
NONE	10 T.000 21 D1	004 32 RW010
<u>Open</u> Save	11 T.001 22 D1	005 <u>A</u> ll Clear
Display Latch Reset	O K O	Cancel <u>H</u> elp

The latch target and condition setting screen is shown below.

The setting method for the latch condition is the same as the arm condition of the sampling trace function. (See Section 5.6)

In the example above, 32 devices/registers data will be transferred to the latch data storage area when W0256 is increasing.

Status Latch – Data [Dispiay		×
01 \$0040		17 D1000	00000
02 \$0041		19 D1000	00000
02 30041	•		00000
03 S0042	•	19 D1002	
04 S0043	0	20 D1003	00000
05 S0044	•	21 D1004	00000
06 S0045	•	22 D1005	00000
07 T000	00000	23 D2000	00000
08 T001	00000	24 D2001	00000
09 T002	00000	25 D2002	00000
10 T.000	0	26 D2003	00000
11 T.001	0	27 W0512	37842
12 D0100	00000	28 W0767	27694
13 D0101	00000	29 R0000	0
14 D0102	00000	30 R0001	0
15 W0256	37842	31 RW002	00256
16 W0511	27694	32 RW010	00001
Unsign	Integer	Hex	Close

|--|

This function is useful for program debugging.

Debug support function	The following functions are supported by S2E for effective program
	debugging.

(Refer to separate manuals for programmers for operation of these.)

5.8.1

Force function There are two functions in the force function, input force and coil force. Batch input data is not updated in the input force specified register/device. The registers/devices which can be specified for forced input are the input register/device (XW/X), link register/relay (W/Z) in the receiver area and link register/relay (LW/L) in the receiver area. On the other hand, coil force specified coil instruction can not be processed when the program is running, so despite the state of the program, the coil device maintains its previous state. Simulated input and simulated output are made possible by the combined use of the force function and the data setting function.

5.8.2

Online programThis function enables to change the user program online (during RUN).changing functionThe changes are made after completion of one scan, so it extends the
inter-scan cycle.
Online program change is subject to the following conditions.

- You cannot make changes to the number or order of execution control instructions (below).
 END, MCS, MCR, JOS, JCR, JUMP, LBL, FOR, NEXT, CALL, SUBR, RET, IRET
- You cannot change the SFC structure in the SFC program section, but you can change the detail parts (ladder diagram) which relate to steps and transitions.

Also, there is the constant operand changing function. This function enables to change the constant operand, such as timer/counter preset value and constant data used in function instructions, online (during RUN). For the timer/counter presets, changing is possible even in the memory protect state (P-RUN).

When using the online program changing function, pay attention for safety.

If changed rung contains a transition-sensing type instruction (below), the instruction will be executed at the online changing if the input condition is ON, because the input condition of last scan is initialized. Pay attention for this point.

 $|\uparrow|$, |P|, -(P), Edged function instructions.

System diagnostics The following fund

The following functions are provided for diagnosis of controlled system operation. The system can be monitored easily using of these functions.

(1) Diagnostics display function

By using the diagnostics display instruction (DIAG) in the user program, the relevant error code (1-64) and error message (maximum 12 characters per message) can be displayed on the programmer screen. Also, the error code generated is stored in the special registers (SW016-SW033) in order of generation up to a maximum of 16 codes and the annunciator relay (S0340-S037F) corresponding to the error code goes ON. It is possible to use the special register/relay to display the error code on an external display monitor.

The error codes registered can be reset one by one (shift up after erased) using the programmer or by the diagnostics display reset instruction (DIAR).

This function may also be used effectively in conjunction with the bit pattern check and the sequence time over detection mentioned below. (Refer to details of diagnosis display instructions in other manual for instruction set)



When error codes are registered, for example 3,10, 29, 58, each corresponding annunciator relay, S0342, S0349, S035C, and S0379 comes ON.

(Annunciator relay)

	F	Е	D	С	В	А	9	8	7	6	5	4	3	2	1	0
SW034	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
SW035	32	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
SW036	48	47	46	45	44	43	42	41	40	39	38	37	36	35	34	33
SW037	64	63	62	61	60	59	58	57	56	55	54	53	52	51	50	49

(2) Bit pattern check function

This function checks that the device ON/OFF status for a number of devices are in the normal combinations (pattern). For example, checks that not more than 2 from device 1, 2 and 3 are ON simultaneously. Up to 8 devices can be registered, and up to 16 patterns can be set. The checkpoint can be selected either before program execution or end of scan. The results are reflected in the special relay S0142.

This function is enabled when the special relay S0140 is set to ON.



In the pattern setting, OFF is shown as \bigcirc , ON is shown as \bigcirc and do not care is shown as \times .

The device and bit pattern registration takes place in programmer system diagnosis menu.

*) The checkpoint of this function can be selected by the special relay S015F as below.

S015F = OFF Before user program execution (after I/O processing)

S015F = ON After user program execution

(3) Register value validity check function

This function checks that the register value is within the specified numerical value range. Up to 4 registers can be registered with the maximum and the minimum data. Also, it is possible to select the register value to be taken as an integer (signed) or as a positive integer (unsigned).

The checkpoint can be selected either before program execution or end of scan. The results are stored in the special relay S0143-S0146 (within the range: 0, outside the range: 1). This function is enabled when the special relay S0140 is set to ON.



The register and the numerical value range are registered in programmer system diagnosis menu.

*) The checkpoint of this function can be selected by the special relay S015F as below.

S015F = OFF......Before user program execution (after I/O processing)

S015F = ON After user program execution
(4) Sequence time over detection function

The alarm step is provided for one of SFC (sequential function chart) instructions. This Alarm step turns ON the specified device when the following transition is not come true within the preset time. This function allows easy detection of operation hold ups in sequential control process.



With the above example, if the transport has not been completed (work arrived signal ON etc) within 10 seconds from when the work transport started, the specified alarm device (R1000) comes ON. By this means a malfunction of the work drive or the sensor can be detected.

Refer to Part 3 of this manual and the other instruction set manual for explanation with respect to SFC.

Password function

For the system security, the password function is provided. There are three levels of protection as shown below. Accordingly, three levels of passwords can be set.

Level 1 possible functions
 Clear memory Writing/down-loading program Operation mode control Setting/changing password
Level 2 possible functions
Reading/up-loading programProgram write to flash memory (EEPROM)
Level 3 possible functions
 Writing data Writing system information I/O allocation Sampling trace, status latch
Always possible functions
 Reading system information Reading I/O allocation information Reading event history Reading data

For example, if level 1 and level 2 passwords have been set, only level 3 and always possible functions are enabled. In this state, if the level 2 password is entered, the level 2 possible functions are also enabled.



PART 3 PROGRAMMING INFORMATION

Aims of Part 3 The main functions of the S2E are to store the user program, to execute the stored user program and to control and monitor the operation/state of machines/processes which are the result of such execution.

The user program is a series of instructions for achieving the request control function, operation conditions, data processing and the interface with the operator. It is stored in the user program memory. The execution of the user program is the sequential performance of the processes of reading user data in which external input/output data and control parameters are stored, processing the respective instructions and storing the results of this in the user data memory.

Part 2 described the types of processing which are executed by the S2E internally, functions for executing the user program efficiently and the RAS functions. Part 3 describes the necessary information for creating user programs, that is to say detailed user data, detail of the input/output allocation and the programming languages. Also, the user program configuration is described to use the S2E's multi-tasking function.

1.2 User memory

configuration S2E.

The following diagram shows the user memory configuration of the S2E.

Main Memory	Peripheral Memory
(RAM) User program memory (32k steps)	(Flash ROM) User program memory (32k steps)
User data memory (XW/YW, RW, T, C, D, W, LW, SW, F, I, J, K)	User data memory (D, RW, T, C)

The memory which can be used by user is called user memory. The user memory can be divided by configuration into main memory and peripheral memory. And the user memory can be divided by function into user program memory and user data memory.

The main memory is a built-in RAM memory with battery backed up. On the other hand, the peripheral memory is an optional memory configured by flash memory. The peripheral memory can be used as back up for main memory (user program and register data).

The user program memory has a capacity of 32k steps (step is a unit for instruction storage), and stores a series of instructions created by ladder diagram or SFC.

The user data memory stores variable data for user program execution. It is separated by function into input/output registers, data registers, etc.

Overview The user program memory can be divided into the system information storage area, the user program storage area and comments storage area as shown below.

User Program Memory Configuration



System information is the area which stores execution control parameters for the user program and user program management information, and it always occupies 0.5k steps.

Comments are added and stored for easy maintenance of the user program. The comments storage area is not fixed. (user setting)

The user programs is divided into the program types of main program, sub-programs, interrupt programs and sub-routines, depending on the function.

Of these, the main program is the core of the user program. On the other hand, when it is difficult to achieve the requested control functions by the main program alone, sub-programs and interrupt programs are used as required, but need not be provided. Also, sub-routines are used when repetition of the same process in a program is required, or in order to see the program more easily by making one function into a block, but may not be provided if not required.



Also, in each program type, the user program is arranged by units called 'blocks'.

Internally, a block definition label is present at the head of each block. The program type, block number and programming language information are in the block definition label (there is no need for the user to be concerned with the block definition label).

Although the 2 programming languages of ladder diagram and SFC can be used in combination in the S2E, only 1 language can be used in any 1 block.

NOTE
$\nabla \blacktriangle \nabla$
(1) In each program type and block, there is no limit to the program capacity (number of steps). The only limit is the total capacity (31.5k steps).
(2) The block number need not be consecutive. In other words,
there may be vacant blocks in the sequence.

System information System information is the area which stores execution control

parameters and user program management information when executing a user program, and occupies 0.5k steps of the user program memory. The following details are included in system information.

(1) Program ID

This is the user program identification. A setting of up to 10 alphanumeric characters can be set. The program ID can be registered/monitored on the system information screen of the programmer.

(2) System Comments

These are comments attached to the user program. A setting of up to 30 alphanumeric characters can be set. The system comments can be registered/monitored on the system information screen of the programmer.

(3) Memory Capacity

This stores the memory type (user program capacity/data register capacity). The memory capacity can be monitored on the system information screen of the programmer. (monitor only)

(4) Steps Used

This stores the number of steps used in the user program. The number of steps used can be monitored on the system information screen of the programmer. (monitor only)

(5) PLC Type

This stores the model type. The PLC type can be monitored on the system information screen of the programmer. (monitor only)

(6) Program Size Setting

This is the capacity assigned to the user program. The rest of this setting out of total 32k steps is assigned to the comments. The program size setting can be registered/monitored on the system information screen of the programmer.

(7) Sampling Buffer Setting

This performs the setting and registration of the storage capacity of the sampling buffer for the sampling trace function. The maximum setting is 8k words. The sampling buffer setting can be registered/monitored on the system information screen of the programmer.

- (8) Retentive Memory Area Designation
 - This sets and registers the address ranges for the auxiliary register (RW), timer register (T), counter register (C) and data register (D) which retain pre-power cut data out of the user data. The ranges registered here are outside the subjects of the user data initialization process. For each of these registers, the ranges from the leading address (0) to the designated address are the retentive memory areas. The retentive memory area designations can be registered/monitored on the system information screen of the programmer.
- (9) Scan Time Setting

This sets and registers the scan mode (floating/constant). When no scan time is registered (blank), the mode becomes the floating scan mode. When a numerical value is set for the scan time, the mode becomes a constant scan mode which takes that time as the scan cycle. The setting for the scan cycle is 10-200 ms (in 10 ms units).

The scan time setting can be registered/monitored on the system information screen of the programmer.

(10) Sub-Program Execution Time

Time limit factor assigned for sub-programs in the floating scan. The setting range is 1-100 ms (in 1 ms units). The sub-program execution time can be registered/monitored on the system information screen of the programmer.

(11) Timer Interrupt Interval

This sets and registers the interrupt cycle of the timer interrupt program. The setting range is 1-1000 ms (in 1 ms units). The timer interrupt interval can be registered/monitored on the system information screen of the programmer.

(12) Computer Link Parameters

This sets and registers the parameters for the computer link. The computer link parameters can be registered/monitored on the system information screen of the programmer.

The parameter items and their setting ranges are as follows:

- * Station No. 1-32 (initial value=1)
- * Baud rate · · · · · · · · 300, 600,1200, 2400, 4800, 9600, 19200(initial value 9600)
- * Parity None, odd, even (initial value=odd)
- * Data length (bits) · · · · 7, 8 (initial value=8)
- * Stop bit · · · · · · 1, 2 (initial value=1)

(13) I/O Allocation Information

This stores I/O allocation information and unit base address designation information. This information is created either by executing the automatic I/O allocation command or by setting and registering an I/O module type for each slot (manual I/O allocation) on the I/O allocation information screen of the programmer.

(14) Interrupt Assignment Information

This stores the information of correspondence between the I/O interrupt program and I/O modules with interrupt functions. In the initial state (without setting this information), the lower number of I/O interrupt programs are assigned in sequence from the interrupt module closest to the CPU.

This information can be registered/monitored on the interrupt assignment screen of the programmer.

(15) Network Assignment Information

Information on the link register areas allocated to the data transmission modules (TOSLINE-S20, TOSLINE-F10) is stored here. This information can be registered/monitored on the network assignment information screen of the programmer.

User program The user program is composed of each of the program types of main program, sub-programs (#1 - #4), interrupt programs (Timer, I/O#1 - I/O #8) and sub-routines. Of these program types, a main program must always be present. However, the other program types may not be present at all if they are not used. Therefore, needless to say, a user program can be configured with a main program only.

Also in the program types, the program can be divided into units called 'blocks' (block division is not necessary unless required). Block division is required in the following cases.

- When using languages other than ladder diagram (1 language/ block)
- When creating multiple SFC programs (1 SFC/block, see Section 5.3)
- * When block division by control function units makes the program easier to see.

There are no restrictions on program capacities (number of steps) by program types and blocks. (Except in the case of SFC)

As block numbers, 1 to 256 are available. However, the block numbers need not be consecutive. When executing the program, the program is executed in sequence from the block with the lowest number.

2.3.1

Main program The main program is the portion which is the core of the user program and is always executed every scan. The main program must be finished by the END instruction.

Although instructions may be present after the END instruction, these portions will not be executed. (However, they count in the number of steps used)

(Example of Main Program Configuration)



2.3.2

Sub-program The sub-program is a program type to achieve the multi-tasking function. 4 sub-programs (Sub #1 - Sub #4) are provided.

Sub #1 is executed once in the first scan before the main program execution. Therefore, the Sub #1 can be used for the initial setting program.

Sub #2 can be selected from the two functions, the initial setting program in the case of power interruption and the normal sub-program function which can be controlled by other program types.

Sub #3 and Sub #4 are fixed as the normal sub-program function.

In the normal sub-program function of Sub #2, Sub #3 and Sub #4, the execution mode can be selected either the one time mode or the cyclic mode.

NOTE	
$\nabla \Delta \nabla$	

For the details of the sub-program execution, see Part 2 Section 3.2. Also, for Sub #2, see Part 2 Section 5.4.1.

Each sub-program must be finished by the END instruction. Although instructions may be present after the END instruction, these instructions will not be executed. (However, they count in the number of steps used)

Sub No.	Execution condition
Sub #1	Executed once in the first scan before the main program execution, except when S2E is in the hot restart mode (S0400=1 and power recovery within 2s).
Sub #2	[Special mode] S0403=1 Executed once in the first scan before the main program execution when S2E is in the hot restart mode (S0400=1 and power recovery within 2s).
	[One time mode] S0403= 0 and S0405=0 Executed once when S0409 is changed from 0 to 1. (S0409 is reset to 0 automatically)
	[Cyclic mode] S0403=0 and S0405=1 Executed once per every specified number of scans which is specified by SW042, during S0409=1.
Sub #3	[One time mode] S0406=0 Executed once when S040A is changed from 0 to 1. (S040A is reset to 0 automatically)
	[Cyclic mode] S0406=1 Executed once per every specified number of scans which is specified by SW043, during S040A=1.
Sub #4	[One time mode] S0407=0 Executed once when S040B is changed from 0 to 1. (S040B is reset to 0 automatically)
	[Cyclic mode] S0407=1 Executed once per every specified number of scans which is specified by SW044, during S040B=1.

Sub-programs execution conditions are summarized in the table below.

The sub-program execution may be time-sliced by scan. Therefore, to prevent the unexpected status changes of I/O registers (XW/YW) used in the sub-program, it is recommended to use the batch I/O inhibition (with i allocation) and the direct I/O instruction (I/O).

2.3.3

Interrupt program There are a total of 9 types of interrupt program. These are 1 timer interrupt program which is executed cyclically with a cycle which is set in system information, and 8 I/O interrupt programs (#1 - #8) which are started by interrupt signals from I/O modules with interrupt function.

- Timer interrupt program
 This is executed cyclically with a cycle of 1-1000 ms which is
 registered in system information. When no cycle is registered
 (blank), it is not executed.

 Set the interval setting of the timer interrupt with 1 ms units in item
 16 of the T-PDS system information screen.
 For details, see T-PDS operation manuals.
- I/O interrupt programs (#1 #8) These are started by interrupt signals generated by I/O modules with the interrupt function. The coordination between the interrupt program numbers and the I/O modules with interrupt function can be changed by the interrupt assignment function.

Each interrupt program must be finished by the IRET instruction.

- For details of interrupt program operation, see Part 2 Section 3.3.
- (2) SFC cannot be used in the interrupt program.

The following modules are available as the I/O module with the interrupt function (interrupt I/O).

 2 channels pulse input (Part No.: PI632/672, allocation type: iX+Y2W)

When automatic I/O allocation is carried out in the state with interrupt I/O mounted, for coordination between the interrupt program number and the interrupt I/O, the lower number I/O interrupt programs are allocated in sequence from the interrupt I/O closest to the CPU. (See the example on the following page)

Example)

(1) Module mounting status



(2) Register allocation

Unit 0			Unit 1				
S I o t	Module	type	Register	S I o t	Module	type	Register
PU							
0	iX+Y	2W	XW000, YW001	0			
1	iX+Y	2W	XW002, YW003	1	Х	4W	XW016 ~ XW019
2	X	2W	XW004, XW005	2	Х	4W	XW020 ~ XW023
3	Х	2W	XW006, XW007	3	Y	4W	YW024 ~ YW027
4	Y	2W	XW008, YW009	4	Y	4W	YW028 ~ YW031
5	Y	2W	XW010, YW011	5	Vacant		_
6	Y	2W	XW012, YW013	6	Vacant		_
7	iX+Y	2W	XW014, YW015	7	Vacant		

(3) Interrupt program assignment

Program type	Corresponding input register	Corresponding interrupt I/O	Remarks
I/O interrupt program #1	XW000	Unit 0-Slot 0	Interrupt I/O(1)
I/O interrupt program #2	XW002	Unit 0-Slot 1	Interrupt I/O(2)
I/O interrupt program #3	XW014	Unit 0-Slot 7	Interrupt I/O(3)

The interrupt program assignment determined as the page before can be changed as follows.

Example)

Interrupt assignment information (before changing)

Interrupt level	Interrupt program No.	Input register No.
0	[1]	XW000
1	[2]	XW002
2	[3]	XW014



Interrupt assignment information (after changing)

Interrupt level	Interrupt program No.	Input register No.
0	[1]	XW000
1	[2]	XW002
2	[3]	XW014

In this example, interrupt programs for XW002 and XW004 are exchanged.

_ NOTE _ ▽▲▽

By using the interrupt assignment function, the correspondence between the interrupt I/O and the interrupt program No. can be changed. However, the interrupt level (priority) is fixed as the hardware. The interrupt I/O mounted closer to the CPU has higher interrupt priority. The interrupt priority cannot be changed.

2.3.4

Sub-routines When it is necessary to execute repetitions of the same process in a program, this process can be registered as a sub-routine. This sub-routine can be executed by calling it at the required location. By this means, the number of program steps can be reduced and, at the same time, the program becomes easier to see since the functions have been put in order.

Sub-routines can be called from other program types (main program, sub-programs, interrupt programs) and from other sub-routines (they can also be called from the action part of SFC).

The sub-routine should be located in the program type "Sub-routine", and started by SUBR instruction and finished by RET instruction. Up to 256 sub-routines can be programmed.

It is necessary to assign a sub-routine number to the SUBR instruction (sub-routine entry instruction). The effective numbers are from 0 to 255.

--[SUBR (000)]--Sub-routine number

The RET instruction (sub-routine return instruction) has no sub-routine number.

The instruction which calls a registered sub-routine is the CALL instruction (sub-routine call instruction) of ladder diagram. The CALL instruction requires the number of the sub-routine it calls.

-[CALL N.000]-Sub-routine number

The following is an execution sequence when sub-routines are included.



- ① By the sub-routine 001 CALL instruction execution, the execution shifts to sub-routine 001
- (2) When it has proceeded to the RET instruction, the execution returns to the instruction following the CALL instruction in
- ③ When device ④ is ON, the CALL instruction is executed, and the execution shifts to sub-routine 001
- ④ When it has proceeded to the RET instruction, the execution returns to the instruction following the CALL instruction in ③
- (5) When device (B) is ON, the CALL instruction is executed, and the execution shifts to sub-routine 031
- When it has proceeded to the RET instruction, the execution returns to the instruction following the CALL instruction in (5) (the MOV instruction in this example)

NOTE

 $\nabla \blacksquare \nabla$

- (1) Multiple sub-routines can be programmed in a block. However for execution monitor by programmer, 1 sub-routine on 1 block is recommended.
- (2) SFC cannot be used in a sub-routine.
- (3) Other sub-routines can be called from a sub-routine (nesting), up to 6 layers.
- (4) Since the operation will become abnormal in cases such as calling the same sub-routine during the execution of a sub-routine, take care that the cases do not occur.

2.4

Comments

Comments can be added and stored in the S2E's user program memory. By this means, the user program becomes easier to understand.

The types of comments which can be stored in the S2E are tags/comments for registers, devices and SFC steps.

Tag····· up to 5 characters Comment ··· up to 20 characters

The comments storage capacity is the rest of the program size setting out of total 32k steps.

The maximum storage number of comments (tag and comment paired) is calculated as follows.



Here, the comments which can be stored in the S2E are explained. Comments can also be saved in a disk file. For the disk file usage, see separate manual for the programmer

(T-PDS).

Overview The area which stores the external input/output data, current values of timers and counters and the values of the variables for data processing is called the 'user data'.

For user data, the storage location of the data is expressed by a combination of 'function type' and a sequence of numbers which starts from 0 (this is called the 'address')



To say that the content of XW005 is 100 is to say that the numerical value 100 is stored in a location in the user data memory indicated by XW005.

Also, user data is divided into registers and devices according to the type of data to be stored. (Although the expression 'relay' is also used, a relay should be regarded as one type of device)

A 'register' is an area which stores 16 bits of data and it is expressed as a combination of a function type and a register address. (the register address is a decimal number)



On the other hand a 'device' is an area which stores 1 bit of data (it expresses 1 or 0, in other words ON or OFF), and it is expressed as a combination of a function type and a device address. However, a device does not use an independent memory area. It is allocated as 1 bit in the 16 bits of the corresponding register. Therefore, the device address is expressed in the form of the corresponding register address+bit position.



The correspondence between register data and device data should be considered as follows.

Example) When it is said that the content of XW005 is 100, since the decimal number 100 is expressed as 1100100 in binary notation, this indicates that each of the bits of XW005 will be as follows.



At this time, the data of device X0056 corresponding to bit position "6" of XW005 is 1, that is to say X0056 is ON.

The correspondence of registers and devices is shown by function types.

- Input device (X) · · · · · corresponds to 1 bit of input register (XW)
- Output device (Y) ···· corresponds to 1 bit of output register (YW)
- Auxiliary device (R) · · · corresponds to 1 bit of auxiliary register (RW)
- Special device (S) · · · · corresponds to 1 bit of special register (SW)
- Link device (Z) · · · · · · corresponds to 1 bit of link register (W)
- Link relay (L) corresponds to 1 bit of link register (LW)

The treatment of the other devices, I, O, T. and C., is slightly different. It is described in detail in Section 3.2.

The following Table shows the types of registers and devices and their address ranges. Their functions and methods of use are described in Section 3.2.

Function Type	Type Code	Address Range	Quantity	Expression Example
Input register	XW			XW001
Output register	YW	000 511	Total	YW034
Direct input register	IW	000-511	512 words	
Direct output register	OW			OW034
Input device	Х			X001 A
Output device	Y	0000 5115	Total	Y0348
Direct input device	Ι	0000-511F	8192 points	10012
Direct output device	0			O0340
Auxiliary register	RW	000-999	1000 words	RW100
Auxiliary device	R	0000-999F	16000 points	R1001
Special register	SW	000-255	256 words	SW014
Special device	S	0000-255F	4096 points	S0140
Timer register	Т	000-999	1000 words	T030
Timer device	T.	000-999	1000 points	T.030
Counter register	С	000-511	512 words	C199
Counter device	C.	000-511	512 points	C.199
Data register	D	0000-8191	8192 words	D4055
Link register	W	0000-2047	2048 words	W0200
Link device	Z	0000-999F	16000 points	Z2001
Link relay register	LW	0000-255	256 words	LW123
Link relay	L	0000-255F	4096 points	L123F
File register	F	0000-32767	32768 words	F0500
	I	None	1 word	Ι
Index register	J	None	1 word	J
	К	None	1 word	K

 $\nabla \Delta \nabla$

In the S2E, 1 word is treated as equal to 16 bits, and the number of registers is counted in word units.

Registers and devices

The following Tables describe the functions and address ranges for each function type of registers and devices Input registers and Input devices.

Input registers and Input devices

Codes	Input registers XW Input devices X
Addresses	Input registers 000-511 (512 words) Common use as output Input devices 0000-511F (8192 points) Common use as output devices
Functions	These are allocated in the input module as register units (word units) by performing input/output allocation. The signal state inputted to the input module is stored in the corresponding input register by batch input/output timing (except for modules which have the designation attached when allocating). An input device expresses 1 bit of the corresponding input register. The data of input register/input devices basically do not change during 1 scan. However, when executing a direct I/O instruction (FLJN235), data is read from the corresponding input register/input devices when the instruction is executed and is stored in an input register/input device (XW/X). Thus, the data changes during the scan.

Output registers and Output devices

Codes	Output registers YW Output devices Y
Addresses	Output registers 000-511 (512 words) Common use as input Output devices 0000-511F (8192 points) registers/input devices
Functions	These are allocated in the output module as register units (word units) by performing input/output allocation. The data stored in the output register is written to the corresponding output module by batch input/output timing, and the state of the output signal of the output module is determined (except for modules which have the designation attached when allocating). An output device expresses 1 bit of an output register.

Direct input registers Codes Direct input registers IW and Direct input devices Direct input devices I Addresses Direct input registers 000-511 (correspond to input registers (XW)) Direct input devices 0000-511F (correspond to input devices (X)) **Functions** Direct input registers/direct input devices do not themselves indicate specific memories. When the instruction which uses these registers/devices is executed, they operate and read data directly from the input module corresponding to the address. These registers/devices are used when using the S2E as the direct input/output system (direct system) and not the batch input/output system (refresh system). Example) 10000 $\dashv \vdash$ NO contact instruction of I0000 When executing the instruction, the bit data corresponding to X0000 is read from the input module and the instruction is executed by this data. (The X0000 data is not affected) --[IW005 MOV RW100]- Transfer instruction fromIW005 to RW100 When executing the instruction, the word data corresponding to XW005 is read from the input module and is transferred to RW100. (The XW005 data is not affected)

Direct output registers and Direct output devices

Codes	Direct output registers OW Direct output devices O		
Addresses	Direct input registers 000-511 (correspond to output registers (YW)) Direct input devices 0000-511F (correspond to output devices (Y))		
Functions	When instructions are executed using direct output registers/direct output devices, data is stored in the corresponding output registers/output devices (YW/Y). Then, this output register (YW) data is written directly to the corresponding output module. These registers/devices are used when using the S2E as the direct input/output system (direct system) and not the batch input/output system (refresh system).		
	Example) 00020 		
	When the instruction is executed, the data (ON/OFF data) corresponding to the left link state is stored in Y0020. Then the 16-bit data of YW002 is written to the corresponding output module.		

Auxiliary registers and Auxiliary devices

Codes	Auxiliary registersRW Auxiliary devicesR
Addresses	Output registers000-999 (1000 words) Output devices0000-999F (corresponding to one bit in a register, 16000 points)
Functions	These are general purpose registers/devices which can be used for temporary storage of execution results in a program. An auxiliary register is used for storing 16-bit data. An auxiliary device indicates 1 bit in an auxiliary register. Auxiliary registers/devices can be designated as retentive memory areas.

Special registers and Special devices

Codes	Special registers SW Special devices S
Addresses	Special registers 000-255 (256 words) Special devices 0000-255F (corresponding to one bit in a register, 4096 points)
Functions	These are registers/devices which have special function such as fault flags (Error down/Warning) which are set when the CPU detects a malfunction; timing relays and clock calendar data (year, month, day, hour, minute, second, day of week) which are updated by the CPU; flags/data which the user sets for executing operational control of the sub-programs. For details, see the following table.

Timer registers and Timer devices

Codes	Timer registers T Timer devices T.	
Addresses	Timer registers000-999 (1000 words) Timer devices000-999 (1000 points)	
Functions	The timer registers are used together with timer instructions (TON, TOE, SS, TRG), and store elapsed time (increment system) when the timer is operating. Also, the timer devices are linked to the operation of the timer registers with the same address, and store the output results of timer instructions. The timer registers can be designated as retentive memory areas.	

Counter registers and Counter devices

Codes	Counter registers C Counter devices C.
Addresses	Counter registers 000-511 (512 words) Counter devices 000-511 (512 points)
Functions	The counter registers are used together with counter instructions (CNT, U/D), and store the current count value when the counter is operating. Also, the counter devices are linked to the operation of the counter registers with the same address, and store the output results of counter instructions. The counter registers can be designated as retentive memory areas.

Data registers

Codes	D	
Addresses	000-8191 (8192 words)	
Functions	General-purpose registers which can be used for such purposes as a temporary memory for arithmetic results and the storage of control parameters. Apart from the fact that bit designation is not possible, they can be used in the same way as auxiliary registers. Data registers can be designated as retentive memory areas. Also, when a peripheral memory is used, D0000-D4095 become subjects for the initial load. In the 'memory protect' state (P-RUN), data writing to D0000-D4095 is prohibited.	

Link registers and Link device	Codes	Link registersW Link devicesZ
(TOSLINE-S20)	Addresses	Link registers0000-2047 (2048 words) Link devices0000-999F (corresponding to the leading 1000 words of the register, 16000 points)
	Functions	Used for a data link by the TOSLINE-S20. For the leading 1000 words (W0000-W0999) of he link registers, bit designation is possible as link devices (Z0000-Z999F). For areas not allocated to TOSLINE-S20, they can be used in the same way as auxiliary registers and data registers.
Link registers and Link relays	Codes	Link registersLW Link relaysL
(TOSLINE-F10)	Addresses	Link registers000-255 (256 words) Link relays000-255F (4096 points)
	Functions	Used as registers/relays for remote I/O by the TOSLINE-F10. When TOSLINE-F10 is not used, they can be used in the same way as auxiliary relays.
File registers	Codes	F
	Addresses	0000-32767 (32768 words)
	Functions	Can be used in the same way as data registers for such as storing control parameters and storing field collection data. Bit designation is not possible. The whole file register area is retained for power off. The file registers can also be used for the sampling buffer.

Index registers

Codes	I, J, K (3 types, 3 words)		
Addresses	None		
Functions	When registers (apart from index registers) are used by instructions, apart from the normal address designation system (direct address designation, for instance D0100), indirect designation (indirect address designation, for instance D0100.I) is possible by using the index registers. (If, for instance the content of I is 5, D0100.I indicates 00105) For indirect address designation, see Section 3.4.		

Tables of special register/special relays are shown below.

Overall map

Register	Content		
SW000	Operation mode, error flags, warning flags		
SW001	CPU error-related flags		
SW002	I/O error-related flags		
SW003	Program erro-related flags, IC memory card status		
SW004	Timing relays		
SW005	Carry flag, error flag		
SW006	Flags related to error during program execution		
SW007 SW013	Clock-calendar data (Year, month, day, hour, minute, second, day of the week)		
SW014	Flags related to bit pattern check/data validity check		
SW015	Flags related to I/O error mapping, etc.		
SW016 SW033	Diagnosis display record (system diagnosis)		
SW034 SW037	Annunciator relay (system diagnosis)		
SW038	Reserve (for future use)		
SW039	Interrupt program execution status		
SW040	Sub-program execution control		
SW041	Sub-program execution status		
SW042 SW044	Sub-program execution intervals (for cyclic mode)		
SW045 SW056	Reserve (for future use)		
SW057	Computer link port response delay		
SW058 SW060	Reserve (for future use)		
SW061	Peripheral support setting		

Overall map (continued)

Register	Content	
SW062 SW066	Reserve (for future use)	
SW067	Write protect for SEND/RECV	
SW068	Link port parameter setting	
SW069	Link port operation mode setting	
SW070 SW077	Reserve (for future use)	
SW078 SW093	TOSLINE-F10 commands/status	
SW094 SW109	TOSLINE-F10 scan error map	
SW110	TOSLINE-S20 CH1 station status	
SW111	TOSLINE-S20 CH2 station status	
SW112 SW115	TOSLINE-S20 CH1 online map	
SW116 SW119	TOSLINE-S20 CH2 online map	
SW120 SW123	TOSLINE-S20 CH1 standby map	
SW124 SW127	TOSLINE-S20 CH2 standby map	
SW128 SW191	TOSLINE-S20 scan healthy map	
SW192 SW255	Reserve (for future use)	

Special device	Name	Function		
S0000		0 : Initializing	4 : HOLD mode	B: D-STOP
S0001		1 : HALT mode	6 : ERROR mode	D: S-HALT
S0002	Operation mode	2 : RUN mode	9 : D-HALT	E: S-RUN
S0003		3 : Run-F mode	A: D-RUN	F: S-STOP
S0004	CPU error (Down)	ON when error occurs	OR condition of relate	ed flag in SW001)
S0005	I/O error (Down)	ON when error occurs	(OR condition of relate	ed flag in SW002)
S0006	Program error (Down)	ON when error occurs	(OR condition of relate	ed flag in SW003)
S0007	EEPROM alarm (Warning)	ON when EEPROM n (operation continues)	umber of writing times	100,000 exceeded
S0008	Constant scan delay (Warning)	ON when actual scan	time exceeds the cons	tant scan time setting
S0009	I/O alarm (Warning)	ON when I/O error de	tected by I/O error map	ping
S000A	Calendar LSI error (Warning)	ON when clock-calend	dar data fault (operatior	n continues)
S000B		Booonio (for futuro uo	o)	
S000C		Reserve (for future use)		
S000D	TOSLINE-F10 error (Warning)	ON when TOSLINE-F	10 error (operation con	tinues)
S000E	TOSLINE-S20 error (Warning)	ON when TOSLINE-S	20 error (operation con	tinues)
S000F	Battery volatge low (Warning)	ON when battery volta	age low (operation cont	inues)
S0010	System ROM error (Down)	ON when system ROM	A error	
S0011	System RAM error (Down)	ON when system RAM	A error	
S0012	Program memory error (Down)	ON when program me	emory (RAM) error	
S0013	EEPROM error (Down)	ON when EEPROM e	rror	
S0014		Reserve (for future us	e)	
S0015	LP error (Down)	ON when language pr	ocessor (LP) error	
S0016	Main CPU error (Down)	ON when main error (Down)	
S0017				
S0018				
S0019				
S001A		Peserve (for future us	e)	
S001B			.	
S001C				
S001D				
S001E				
S001F	Watch-dog timer error (Down)	ON when watch-dog t	imer error occurs	

*1) This area is for reference only. (Do not write)

*2) The error flags are reset at the beginning of RUN mode.

3. User Data

Special device	Name	Function
S0020	I/O bus error (Down)	ON when I/O bus error occurs
S0021	I/O mismatch error (Down)	ON when I/O mismatch error occurs (allocation information and mounting state do not agree)
S0022	I/O response error (Down)	ON when no I/O response occurs
S0023	I/O parity error (Down)	ON when I/O data parity error occurs
S0024		Reserve (for future use)
S0025	I/O interrupt error (Warning)	ON when unused I/O interrupt occurs (operation continues)
S0026	Special module error (Warning)	ON when fault occurs in special module (operation continues)
S0027		
S0028		
S0029		
S002A		
S002B		Reserve (for future use)
S002C		
S002D		
S002E		
S002F		
S0030	Program error	ON when program error occurs (OR condition of SW006 flags)
S0031	Scan timer error (Down)	ON when scan cycle exceeds the limit value
S0032		
S0033		
S0034		Reserve (for future use)
S0035		
S0036		
S0037		
S0038	Flash ROM initializing	OFF: Normal ON: initializing
S0039	Flash ROM error	OFF: Normal ON: error
S003A		
S003B		
S003C		Reserve (for future use)
S003D		
S003E		
S003F		

*1) This area is for reference only. (Do not write)

*2) The error flags are reset at the beginning of RUN mode.

Special device	Name	Function	
S0040	Timing relay 0.1 sec	0.05 sec OFF/0.05 sec ON (Cycle 0.1 sec)	
S0041	Timing relay 0.2 sec	0.1 sec OFF/0.1 sec ON (Cycle 0.2 sec)	
S0042	Timing relay 0.4 sec	0.2 sec OFF/0.2 sec ON (Cycle 0.4 sec)	
S0043	Timing relay 0.8 sec	0.4 sec OFF/0.4 sec ON (Cycle 0.8 sec)	All OFF when RUN
S0044	Timing relay 1.0 sec	0.5 sec OFF/0.5 sec ON (Cycle 1.0 sec)	starts up
S0045	Timing relay 2.0 sec	1.0 sec OFF/1.0 sec ON (Cycle 2.0 sec)	
S0046	Timing relay 4.0 sec	2.0 sec OFF/2.0 sec ON (Cycle 4.0 sec)	
S0047	Timing relay 8.0 sec	4.0 sec OFF/4.0 sec ON (Cycle 8.0 sec)	
S0048			
S0049			
S004A			
S004B		Reserve (for future use)	
S004C			
S004D			
S004E	Always OFF	Always OFF	
S004F	Always ON	Always ON	
S0050	CF (carry flag)	Used by instructions with carry	
S0051	ERF (Error flag)	ON through error occurrence when executin (linked with each error flag of SW006)	g instructions
S0052	/		
S0053			
S0054			
S0055			
S0056			
S0057			
S0058			
S0059		Reserve (for future use)	
S005A			
S005B			
S005C			
S005D			
S005E			
S005F			

*) This area (except for S0050, S0051) is for reference only. (Writing is ineffective)

3. User Data

Special device	Name	Function
S0060	Illegal instruction detection (Down)	ON when illegal instruction detected
S0061		
S0062		Reserve (for future use)
S0063		
S0064	Boundary error (Warning)	ON when address range exceeded by indirect address designation (operation continues)
S0065	Address boundary error (Warning)	ON when destination (indirect) error by CALL instruction or JUMP instruction (operation continues)
S0066		
S0067		Reserve (for future use)
S0068	Division error (Warning)	ON when error occurs by division instruction (operation continues)
S0069	BOD data error (Warning)	ON when fault data detected by BCD instruction (operation continues)
S006A	Table operation error (Warning)	ON when table limits exceeded by table operation instruction (operation continues)
S006B	Encode error (Warning)	ON when error occurs by encode instruction (operation continues)
S006C	Address registration error (Warning)	ON when destination for CALL instruction or JUMP instruction unregistered (operation continues)
S006D	Nesting error (Warning)	ON when nesting exceeded by CALL instruction, FOR instruction or MCSn instruction (operation continues)
S006E		Posonyo (for futuro uso)
S006F		

*1) The error flags are reset at the beginning of RUN mode.

*2) For warning flags, resetting by user program is possible.

Special register	Name	Function	
SW007	Calendar data (Year)	Last 2 digits of the calendar year (91, 92,)	
SW008	Calendar data (Month)	Month (01-12)	
SW009	Calendar data (Day)	Day (01-31)	
SW010	Calendar data (Hour)	Hour (00-23)	Stored in lower 8 bits
SW011	Calendar data (Minute)	Minute (00-59)	by BCD code
SW012	Calendar data (Second)	Second (00-59)	
SW013	Calendar data (Day of the week)	Day of the week (Sunday=00, Monday= 01,Saturday=06)	

*1) The clock-calendar data setting is performed by calendar setting instruction (CLND) or by calendar setting operation by programmer. (It is ineffective to write data directly to the special registers)

*2) When the data cannot be read correctly due to the calendar LSI fault, these registers become H00FF.

*3) Calendar accuracy is \pm 30 seconds/month.

Special device	Name	Function
S0140	Bit/register check	Bit pattern/register value check is ecuted by setting ON
S0141	Bit/register check result	ON when either S0142-S0146 is ON
S0142	Bit pattern check result	ON when bit pattern check error detected
S0143	Register value check result (1)	ON when register value check error detected for register 1
S0144	Register value check result (2)	ON when register value check error detected for register 2
S0145	Register value check result (3)	ON when register value check error detected for register 3
S0146	Register value check result (4)	ON when register value check error detected for register 4
S0147		
S0148		
S0149		
S014A		
S014B		Reserve (for future use)
S014C		
S014D		
S014E		
S014F		
S0150	I/O error mapping	I/O error mapping is executed by setting ON
S0151	/	
S0152		
S0153		
S0154		
S0155		
S0156		
S0157		Percenya (far futura usa)
S0158		
S0159		
S015A		
S015B		
S015C		
S015D		
S015E		
S015F	Checkpoint for bit/register check	OFF: before program execution ON: after program execution

3. User Data

Special register	Name	Function
SW016	First error code	• The designated error codes (1-64) are stored in order of execution
SW017	Number of registration	 in SW018-SW033 (the earlier the code, the lower the address), and the number of registration (SW017) is updated. The earliest error code occurring (the content of SW018) is stored in the leading error code (SW016).
SW018	Error code (First)	
SW019	Error code (2)	
SW020	Error code (3)	• The registered error codes are cancelled one by one by the
SW021	Error code (4)	 execution of the diagnostic display reset instruction or by a reset operation by the programmer. At this time, the number of registers is reduced by 1 and the storage positions of the error codes are shifted up.
SW022	Error code (5)	
SW023	Error code (6)	
SW024	Error code (7)	
SW025	Error code (8)	
SW026	Error code (9)	
SW027	Error code (10)	
SW028	Error code (11)	
SW029	Error code (12)	
SW030	Error code (13)	
SW031	Error code (14)	
SW032	Error code (15)	
SW033	Error code (16)	

Special device	Name	Function
S0340	Annunciator relay 1	• The annunciator relays corresponding to the error codes registered
S0341	Annunciator relay 2	in SW018-SW033 become ON
S0342	Annunciator relay 3	
S0343	Annunciator relay 4	
S0344	Annunciator relay 5	
S0345	Annunciator relay 6	
S0346	Annunciator relay 7	
S0347	Annunciator relay 8	
S0348	Annunciator relay 9	
S0349	Annunciator relay 10	
S034A	Annunciator relay 11	
S0348	Annunciator relay 12	
S034C	Annunciator relay 13	
S034D	Annunciator relay 14	
S034E	Annunciator relay 15	
S034F	Annunciator relay 16	
Special device	Name	Function
----------------	----------------------	--
S0350	Annunciator relay 17	• The annunciator relays corresponding to the error codes registered
S0351	Annunciator relay 18	in SW018-SW033 become ON
S0352	Annunciator relay 19	
S0353	Annunciator relay 20	
S0354	Annunciator relay 21	
S0355	Annunciator relay 22	
S0356	Annunciator relay 23	
S0357	Annunciator relay 24	
S0358	Annunciator relay 25	
S0359	Annunciator relay 26	
S035A	Annunciator relay 27	
S035B	Annunciator relay 28	
S035C	Annunciator relay 29	
S035D	Annunciator relay 30	
S035E	Annunciator relay 31	
S035F	Annunciator relay 32	
S0360	Annunciator relay 33	
S0361	Annunciator relay 34	
S0362	Annunciator relay 35	
S0363	Annunciator relay 36	
S0364	Annunciator relay 37	
S0365	Annunciator relay 38	
S0366	Annunciator relay 39	
S0367	Annunciator relay 40	
S0368	Annunciator relay 41	
S0369	Annunciator relay 42	
S036A	Annunciator relay 43	
S036B	Annunciator relay 44	
S036C	Annunciator relay 45	
S036D	Annunciator relay 56	
S036E	Annunciator relay 47	
S036F	Annunciator relay 48	

Special device	Name	Function
S0370	Annunciator relay 49	• The annunciator relays corresponding to the error codes registered
S0371	Annunciator relay 50	in SW018-SW033 become ON
S0372	Annunciator relay 51	
S0373	Annunciator relay 52	
S0374	Annunciator relay 53	
S0375	Annunciator relay 54	
S0376	Annunciator relay 55	
S0377	Annunciator relay 56	
S0378	Annunciator relay 57	
S0379	Annunciator relay 58	
S037A	Annunciator relay 59	
S037B	Annunciator relay 60	
S037C	Annunciator relay 61	
S037D	Annunciator relay 62	
S037E	Annunciator relay 63	
S037F	Annunciator relay 64	
SW38	Programmer port response delay	0 ~ 30 × 10 ms

Special device	Name	Function	
S0390	Timer interrupt execution status		
S0391	I/O interrupt #1 execution status		
S0392	I/O interrupt #2 execution status		
S0393	I/O interrupt #3 execution status		
S0394	I/O interrupt #4 execution status	ON during execution	
S0395	I/O interrupt #5 execution status		
S0396	I/O interrupt #6 execution status		
S0397	I/O interrupt #7 execution status		
S0398	I/O interrupt #8 execution status		
S0399			
S039A			
S039B			
S039C		Reserve (for future use)	
S039D			
S039E			
S039F			

Special device	Name	Function	
S0400	Hot restart mode	ON when hot restart mode (setting by program is available)	
S0401	HOLD device	ON during HOLD mode (setting by program is available)	
S0402		Reserve (for future use)	
S0403	Sub-program #2 mode	Sub-program #2 mode setting (OFF: Normal ON: Special)	
S0404		Reserve (for future use)	
S0405	Sub-program #2 execution mode	Sub-program #2 execution mode setting (OFF: One time ON: Cyclic)	
S0406	Sub-program #3 execution mode	Sub-program #3 execution mode setting (OFF: One time ON: Cyclic)	
S0407	Sub-program #4 execution mode	Sub-program #4 execution mode setting (OFF: One time ON: Cyclic)	
S0408		Reserve (for future use)	
S0409	Sub-program #2 request	Sub-program #2 request command (Execution request by setting ON)	
S040A	Sub-program #3 request	Sub-program #3 request command (Execution request by setting ON)	
S040B	Sub-program #4 request	Sub-program #4 request command (Execution request by setting ON)	
S040C			
S040D		Percentre (for future upo)	
S040E			
S040F			
S0410	Sub-program #1 execution status	ON during sub-program #1 execution	
S0411	Sub-program #2 execution status	ON during sub-program #2 execution	
S0412	Sub-program #3 execution status	ON during sub-program #3 execution	
S0413	Sub-program #4 execution status	ON during sub-program #4 execution	
S0414		Reserve (for future use)	
S0415	Sub-program #2 delay (Warning)	ON when sub-program #2 execution delay (cyclic mode)	
S0416	Sub-program #3 delay (Warning)	ON when sub-program #3 execution delay (cyclic mode)	
S0417	Sub-program #4 delay (Warning)	ON when sub-program #4 execution delay (cyclic mode)	
S0418			
S0419			
S041A			
S041B		Pasanya (far futura usa)	
S041C			
S041D			
S041E			
S041F			

Special register	Name	Function
SW042	Sub-program #2 interval	Number of scans for sub-program #2 cyclic mode
SW043	Sub-program #3 interval	Number of scans for sub-program #3 cyclic mode
SW044	Sub-program #4 interval	Number of scans for sub-program #4 cyclic mode
SW045		Reserve (for future use)

Special device	Name	Function
SW046		Reserve (for future use)

Special register	Name	Function
SW057	Computer link port response delay	$0 \sim 30 \times 10 \text{ ms}$

Special register	Name	Function
SW061	Speed-up specification of peripheral support processing response	0 ~ 10 × 1 ms

Special register	Name	Function
SW067	Write protect for SEND/RECV	Used for setting write protect against SEND and RECV instructions

Special device	Name	Function	
S0680			
S0681			
S0682			
S0683	End text for free port function	The final code of the transmission text is set.	
S0684	End text for thee port function	Initial value = 0DH	
S0685			
S0686			
S0687			
S0688	Interface selection (4/2 line mode)	OFF: 4 line mode ON: 2 line mode (Only Free port mode)	
S0689			
S068A			
S068B			
S068C			
S068D			
S068E			
S068F	Free port mode reset	Reset by setting ON	

Special register	Name	Function
SW069	Link port operation mode setting	0: Computer link 2: Free port

Special device	Name		Function
S0780		Transmission status	ON during transmission
S0781		Output inhibit status	ON when output inhibit mode
S0782		Re-configuration	ON during re-configuration
S0783			Reserve (for future use)
S0784		Scan transmission error	On when scan transmission error occurs
S0785			
S0786			Reserve (for future use)
S0787	TOSLINE-F10		
S0788	CH1 command	Transmission stop	Transmission stop by setting ON
S0789		Output inhibit	Output inhibit by setting ON
S078A			
S078B			
S078C			Reserve (for future use)
S078D			
S078E			
S078F			
S0790		Transmission status	ON during transmission
S0791		Scan transmission	ON during scan transmission
S0792			
S0793			Reserve (for future use)
S0794			
S0795		MS operation mode	OFF: Normal mode ON: Test mode
S0796			
S0797	TOSLINE-F10		
S0798	CH1 status		
S0799			
S079A			Reserve (for future use)
S079B			
S079C			
S079D			
S079E			
S079F		\bigvee	

*) Refer to the TOSLINE-F10 manual for details.

Special register	Name	Function
SW080	TOSLINE-F10 CH2 command	• Bit assignment in the register is the same as SW078 and SW079.
SW081	TOSLINE-F10 CH2 status	
SW082	TOSLINE-F10 CH3 command	
SW083	TOSLINE-F10 CH3 status	
SW084	TOSLINE-F10 CH4 command	
SW085	TOSLINE-F10 CH4 status	
SW086	TOSLINE-F10 CH5 command	
SW087	TOSLINE-F10 CH5 status	
SW088	TOSLINE-F10 CH6 command	
SW089	TOSLINE-F10 CH6 status	
SW090	TOSLINE-F10 CH7 command	
SW091	TOSLINE-F10 CH7 status	
SW092	TOSLINE-F10 CH8 command	
SW093	TOSLINE-F10 CH8 status	

Special register	Name		Function
SW094		LW000 ~ LW015	• The corresponding bit comes ON when the LW
SW095		LW016 ~ LW031	register is not updated normally.
SW096		LW032 ~ LW047	
SW097		LW048 ~ LW063	• The lowest address of LW register corresponds
SW098		LW064 ~ LW079	to bit 0 in the SW register, and in the order.
SW099		LW080 ~ LW095	
SW100		LW096 ~ LW111	
SW101	TOSLINE-F10	LW112 ~ LW127	
SW102	scan error map	LW128 ~ LW143	
SW103		LW144 ~ LW159	
SW104		LW160 ~ LW175	
SW105		LW176 ~ LW191	
SW106		LW192 ~ LW207	
SW107		LW208 ~ LW223	
SW108		LW224 ~ LW239	
SW109		LW240 ~ LW255	

Special device	Name		Function
S1100		Test mode	ON when test mode
S1101			
S1102			Reserve (for future use)
S1103			
S1104		Master/slave	ON when master station
S1105		Scan inhibit	ON when scan transmission inhibited
S1106			
S1107	TOSLINE-S20		
S1108	CH1 station status		Posonyo (for futuro uso)
S1109			
S110A			
S110B			
S110C		Online	ON when online mode
S110D		Standby	ON when standby mode
S110E		Offline	ON when offline mode
S110F		Down	ON when down mode
S1110		Test mode	ON when test mode
S1111			
S1112			Reserve (for future use)
S1113			
S1114		Master/slave	ON when master station
S1115		Scan inhibit	ON when scan transmission inhibited
S1116			
S1117	TOSLINE-S20		
S1118	CH2 station status		Reserve (for future use)
S1119			
S111A			
S111B			
S111C		Online	ON when online mode
S111D		Standby	ON when standby mode
S111E		Offline	ON when offline mode
S111F		Down	ON when down mode

*) Refer to the TOSLINE-S20 manual for details.

Special register	N	ame	Function
SW112		station No. 1 ~ No. 16	• The corresponding bit is ON when the station is
SW113	TOSLINE-S20 station No. 17 ~ No. 32 online.	online.	
SW114	CH1 online map	station No. 33 ~ No. 48	• The lowest station number corresponds to bit 0
SW115		station No. 49 ~ No. 64	in the SW register, and in the order.
SW116		station No. 1 ~ No. 16	
SW117	TOSLINE-S20	station No. 17 ~ No. 32	
SW118	CH2 online map	station No. 33 ~ No. 48	
SW119		station No. 49 ~ No. 64	
SW120		station No. 1 ~ No. 16	• The corresponding bit is ON when the station is
SW121	TOSLINE-S20	station No. 17 ~ No. 32	standby.
SW122	CH1 standby map	station No. 33 ~ No. 48	• The lowest station number corresponds to bit 0
SW123		station No. 49 ~ No. 64	in the SW register, and in the order.
SW124		station No. 1 ~ No. 16	
SW125	TOSLINE-S20	station No. 17 ~ No. 32	
SW126	CH2 standby map	station No. 33 ~ No. 48	
SW127		station No. 49 ~ No. 64	

Special register	Name		Function
SW128		W0000 ~ W0015	• The corresponding bit is ON when the W
SW129		W0016 ~ W0031	register is updated normally.
SW130		W0032 ~ W0047	
SW131		W0048 ~ W0063	• The lowest address of W register corresponds
SW132		W0064 ~ W0079	to bit 0 in the SW register, and in the order.
SW133	TOSLINE-S20	W0080 ~ W0095	
SW134		W0096 ~ W0111	
SW135		W0112 ~ W0127	
SW136	scan healthy map	W0128 ~ W0143	
SW137		W0144 ~ W0159	
SW138		W0160 ~ W0175	
SW139		W0176 ~ W0191	
SW140		W0192 ~ W0207	
SW141		W0208 ~ W0223	
SW142]	W0224 ~ W0239	
SW143		W0240 ~ W0255	

Special register	Name		Function
SW144		W0256 ~ W0271	• The corresponding bit is ON when the W
SW145		W0272 ~ W0278	register is updated normally.
SW146		W0288 ~ W0303	
SW147		W0304 ~ W0319	• The lowest address of W register corresponds
SW148		W0320 ~ W0335	to bit 0 in the SW register, and in the order.
SW149		W0336 ~ W0351	
SW150		W0352 ~ W0367	
SW151		W0368 ~ W0383	
SW152		W0384 ~ W0399	
SW153		W0400 ~ W0415	
SW154		W0416 ~ W0431	
SW155		W0432 ~ W0447	
SW156		W0448 ~ W0463	
SW157		W0464 ~ W0479	
SW158		W0480 ~ W0495	
SW159	TOSLINE-S20	W0496 ~ W0511	
SW160	scan healthy map	W0512 ~ W0527	
SW161		W0528 ~ W0543	-
SW162		W0544 ~ W0559	
SW163		W0560 ~ W0575	-
SW164		W0576 ~ W0591	-
SW165		W0592 ~ W0607	
SW166		W0608 ~ W0623	-
SW167		W0624 ~ W0639	_
SW168		W0640 ~ W0655	_
SW169		W0656 ~ W0671	-
SW170		W0672 ~ W0687	_
SW171		W0688 ~ W0703	
SW172		W0704 ~ W0719	
SW173		W0720 ~ W0735	
SW174		W0736 ~ W0751	
SW175		W0752 ~ W0767	

Special register	Name		Function
SW176		W0768 ~ W0783	• The corresponding bit is ON when the W
SW177		W0784 ~ W0799	register is updated normally.
SW178		W0800 ~ W0815	
SW179		W0816 ~ W0831	• The lowest address of W register corresponds
SW180		W0832 ~ W0847	to bit 0 in the SW register, and in the order.
SW181		W0848 ~ W0863	
SW182		W0864 ~ W0879	
SW183	TOSLINE-S20	W0880 ~ W0895	
SW184	scan healthy map	W0896 ~ W0911	
SW185		W0912 ~ W0927	
SW186		W0928 ~ W0943	
SW187		W0944 ~ W0959	
SW188		W0960 ~ W0975	
SW189		W0976 ~ W0991	
SW190		W0992 ~ W1007	
SW191		W1008 ~ W1023	

Special register	Name		Function
SW192		W1024 ~ W1039	• The corresponding bit is ON when the W
SW193		W1040 ~ W1055	register is updated normally.
SW194		W1056 ~ W1071	1
SW195		W1072 ~ W1087	• The lowest address of W register corresponds
SW196		W1088 ~ W1103	to bit 0 in the SW register, and in the order.
SW197		W1104 ~ W1119	
SW198		W1120 ~ W1135	
SW199		W1136 ~ W1151	
SW200		W1152 ~ W1167	
SW201		W1168 ~ W1183	
SW202		W1184 ~ W1199	
SW203		W1200 ~ W1215	
SW204		W1216 ~ W1231	
SW205		W1232 ~ W1247	
SW206		W1248 ~ W1263	
SW207	TOSLINE-S20	W1264 ~ W1279	
SW208	scan healthy map	W1280 ~ W1295	
SW209		W1296 ~ W1311	_
SW210		W1312 ~ W1327	_
SW211		W1328 ~ W1343	_
SW212		W1344 ~ W1359	_
SW213		W1360 ~ W1375	_
SW214		W1376 ~ W1391	
SW215		W1392 ~ W1407	
SW216		W1408 ~ W1423	
SW217		W1424 ~ W1439	
SW218		W1440 ~ W1455	
SW219		W1456 ~ W1471	
SW220		W1472 ~ W1487	
SW221		W1488 ~ W1503	
SW222		W1504 ~ W1519	
SW223		W1520 ~ W1535	

Special register	Name		Function
SW224		W1536 ~ W1551	• The corresponding bit is ON when the W
SW225	-	W1552 ~ W1567	register is updated normally.
SW226		W1568 ~ W1583	
SW227	-	W1584 ~ W1599	• The lowest address of W register corresponds
SW228		W1600 ~ W1615	to bit 0 in the SW register, and in the order.
SW229		W1616 ~ W1631	
SW230		W1632 ~ W1647	
SW231		W1648 ~ W1663	
SW232		W1664 ~ W1679	
SW233		W1680 ~ W1695	
SW234		W1696 ~ W1711	
SW235		W1712 ~ W1727	
SW236		W1728 ~ W1743	
SW237		W1744 ~ W1759	
SW238		W1760 ~ W1775	
SW239	TOSLINE-S20	W1776 ~ W1791	
SW240	scan healthy map	W1792 ~ W1807	
SW241		W1808 ~ W1823	
SW242		W1824 ~ W1839	
SW243		W1840 ~ W1855	
SW244		W1856 ~ W1871	
SW245		W1872 ~ W1887	
SW246		W1888 ~ W1903	
SW247		W1904 ~ W1919	
SW248		W1920 ~ W1935	
SW249		W1936 ~ W1951	
SW250		W1952 ~ W1967	
SW251		W1968 ~ W1983	
SW252		W1984 ~ W1999	
SW253		W2000 ~ W2015	
SW254		W2016 ~ W2031	
SW255		W2032 ~ W2047	

Register data types It has already been explained the register is "a location which stores 16 bits of data". In the S2E instructions, the following types of data can be processed using single registers or multiple consecutive registers.

- Unsigned integers (integers in the range 0 to 65535)
- Integers (integers in the range -32768 to 32767)
- BCD (integers in the range 0 to 9999 expressed by BCD code)
- Unsigned double-length integers (integers in the range 0 to 4294967295)
- Double-length integers (integers in the range -2147483648 to 2147483647)
- Double-length BCD (integers in the range 0 to 99999999 expressed by BCD code)
- Floating point data (real number in the range -3.40282 \times 10^{38} to 3.40282 \times $10^{38})$

However, there are no dedicated registers corresponding to the types for processing these types of data. The processing of the register data varies according to which instruction is used.

In other words, as shown in the following example, even when the same register is used, if the data type of the instruction differs, the processing of the register data will also differ.

Example)

When the value of D0005 is HFFFF (hexadecimal FFFF):

(1) In the unsigned comparison instruction (Greater than),

-[D0005 U > 100]- decision output (ON when true)

The value of D0005 is regarded as 65535 (unsigned integer), therefore it is judged to be greater than the compared value (100) and the output of the instruction becomes ON.

(2) In the (signed) comparison instruction (Greater than),

-[D0005 > 100] - decision output (ON when true)

The value of D0005 is regarded as -1 (integer), therefore it is judged not to be greater than the compared value (100) and the output of the instruction becomes OFF.

In this way, since there is no classification of registers by data type, it is possible to execute complex data operations provided their use is thoroughly understood. However, in order to make the program easier to see, it is recommended that registers be used by allocation by data types (1 register is processed by 1 data type) as far as possible.

(1) Unsigned Integer

This is a 16-bit unsigned integer expressed by 1 register. The bit configuration inside the register is as shown below.



Bit 0 is the least significant bit (LSB), and bit F is the most significant bit (MSB). The processable numerical value range is as shown in the following Table.

Numerical Value (Decimal)	Binary Expression	Hexadecimal Expression
65535	1111 1111 1111 1111	FFFF
65534	1111 1111 1111 1110	FFFE
ſ	ſ	ſ
1	0000 0000 0000 0001	0001
0	0000 0000 0000 0000	0000

NOTE

When programming and when program monitoring, it is possible to change between decimal numbers and hexadecimal numbers for displaying/setting register data. When using a hexadecimal display, "H" is attached before the numerical value. Example) H89AB (hexadecimal 89AB)

(2) Integer

This is a 16-bit integer expressed by 1 register. A negative number is expressed by 2's complement.



The numerical value is expressed by the 15 bits from bit 0 to bit E. Bit F expresses the sign (0 when positive, 1 when negative) Processable numerical range and expression format are shown in the following Table.

Numerical Value (Decimal)	Binary Expression	Hexadecimal Expression
32767	0111 1111 1111 1111	7FFF
32766	0111 1111 1111 1110	7FFE
ſ	\int	ſ
1	0000 0000 0000 0001	0001
0	0000 0000 0000 0000	0001
-1	1111 1111 1111 1111	FFFF
ſ	ſ	ſ
-32767	1000 0000 0000 0001	8001
-32768	1000 0000 0000 0000	8000

The 2's complement is that the lower 16 bits become all 0 by adding the 2's complement data and the original data.

Example)

		0111	1111	1111	1111	(Binary)=32767
+		1000	0000	0000	0001	(Binary)=-32767
	1	0000	0000	0000	0000	

In calculation, the 2's complements of a numerical value can be found by the operation of inverting each bit of that numerical value and adding 1.

Example)

,	0111 1111 1111 1111	(Binary)=32767
	(bit inversion)	
	1000 0000 0000 0000	(Binary)=-32768
	(add 1)	
	1000 0000 0000 0001	(Binary)=-32767

(3) BCD

BCD is the abbreviation of Binary Coded Decimal. BCD expresses 1 digit (0-9) of a decimal number by 4 bits of a binary number. Therefore, 1 register can express the numerical value of a 4-digit decimal number.



Numerical Value (Decimal)	Binary Expression	Hexadecimal Expression
9999	1001 1001 1001 1001	9999
9998	1001 1001 1001 1000	9998
ſ	ſ	ſ
10	0000 0000 0001 0000	0010
9	0000 0000 0000 1001	0009
ſ	ſ	ſ
1	0000 0000 0000 0001	0001
0	0000 0000 0000 0000	0000

Processable numerical range and expression format are shown in the following Table.

ically BCD is a

Basically, BCD is a data format used for data inputs from BCD-output type numerical setting devices and data outputs to BCD-input type numerical display devices. However, the S2E is provided with dedicated instructions which execute the calculations on BCD data as they stand.

(4) Unsigned Double-Length Integer

This is 32-bit unsigned integer which is expressed using 2 consecutive registers. In the case of double-length data, the registers are designated in the form +1 • .

(O +1 is the register following register O)



Example) When processing an unsigned double-length integer in double length register D0201•D0200, D0200 becomes O and D0201 becomes O +1.

D0200 becomes the lower side and D0201 becomes the upper side.

In programming, when D0200 is entered in the position which designates the double-length operand, D0201•D0200 is automatically displayed.

The numerical value range in which unsigned double-length integers can be processed is shown in the table on the following page.

Numerical Value	Hexadecimal Expression					
Numerical value	Register 🙆 +1	Register 🙆				
4294967295	FFFF	FFFF				
ſ	ſ	ſ				
65536	0001	0000				
65535	0000	FFFF				
ſ	ſ	ſ				
0	0000	0000				
0	0000	0000				



_,

Both odd-numbered addresses and even-numbered addresses may be used as register O.

(5) Double-Length Integer

This is 32-bit integer which is expressed using 2 consecutive registers. Negative numbers are expressed by 2's complement. (See (2) 'Integers')

The registers are designated in the form (A) +1 • (A)

O becomes the lower and O +1 becomes the upper.



The numerical value is expressed by the 31 bits from bit 0 of register A to bit E of register A +1. The sign is expressed by bit F of register A +1 (0 when positive, 1 when negative).

Example) When a double-length integer is processed by registers D1002•D1001, D1001 becomes (A) and D1002 becomes (A) +1, and D1001 is the lower and D1002 is the upper. Also, the sign is expressed by the bit F of D1002.

In programming, when D1001 is entered in the position which designates the double-length operand, D1002•D1001 is automatically displayed.

The numerical value range in which double-length integers can be processed is shown in the table on the following page.

	Hexadecimal Expression					
Numerical value	Register 🙆 +1	Register 🙆				
2147483647	7FFF	FFFF				
ſ	ſ	ſ				
65536	0001	0000				
65535	0000	FFFF				
ſ	ſ	ſ				
0	0000	0000				
-1	FFFF	FFFF				
ſ	ſ	ſ				
-65536	FFFF	0000				
-65537	FFFE	FFFF				
ſ	ſ	ſ				
-2147483648	8000	0000				

(6) Double-Length BCD

This is 8-digit BCD data which is expressed by using 2 consecutive registers.



The registers are designated in the form $\textcircled{O} +1 \bullet \textcircled{O}$, and O becomes the lower 4 digits while O +1 becomes the upper 4 digits.

Example) When processing a double-length BCD by registers XW001•XW000, XW000 becomes A while XW001 becomes A +1 and XW000 becomes the lower 4 digits while XW001 becomes the upper 4 digits.

The following table shows the numerical range and the expression format in which double-length BCD data can be processed.

Numerical Value	Hexadecimal Expression					
Numerical value	Register 🙆 +1	Register 🙆				
99999999	9999	9999				
ſ	ſ	ſ				
1	0000	0001				
0	0000	0000				

(7) Floating Point Data

This is a real number which is expressed using 2 consecutive registers (32-bit).

The registers are designated in the form $(A) + 1 \cdot (A)$ Internally, the following format is used. (conforms to IEEE754)



 $Value = (Sign)1.(Mantissa) \times 2^{(Exponent-127)}$

The floating point data is used with the following floating point instructions. Therefore, there is no need for user to consider the format.

- Conversions (Floating point ↔ Double-length integer)
- Floating point arithmetics
- Floating point comparisons
- Floating point functions (Trigonometrics, square root, etc.)
- Floating point process operations (Integral, PID, etc.)

The following table shows the numerical range in which the floating point data can be processed.

Numerical value	Expression	Remarks		
3.40282×10^{38}	3.40282E38	Maximum		
ſ	ſ			
1.17549 × 10 ⁻³⁸	1.17549E-38	Nearest to 0		
0	0			
-1.17549 × 10 ⁻³⁸	-1.17549E-38	Nearest to 0		
ſ	ſ			
-3.40282×10^{38}	-3.40282E38	Minimum		

Index modification When registers are used by instructions, the method of directly

designating the register address as shown in Example 1) below is called 'direct addressing'.

As opposed to this, the method of indirectly designating the register by combination with the contents of the index registers (I, J, K) as shown in Example 2) below is called the 'indirect addressing'. In particular, in this case, since the address is modified using an index register, this is called 'index modification'.

Example 1)

-[RW100 MOV D3500]-

Data transfer instruction Transfer content of RW100 to D3500

Example 2)

I J --[RW100 MOV D3500]--

Data transfer instruction (index modification attached) Transfer content of RW(100+I) to D(3500+J) (If I=3 and J=200, the content of RW103 is transferred to D3700)

There are 3 types of index register, I, J and K. Each type processes 16-bit integers (-32768 to 32767). There are no particular differences in function between these 3 types of index register.

There is no special instruction for substituting values in these index registers. There are designated as destination for normal instructions.

Example 1) Substituting a constant in an index register

-[64 MOV I]- (Substitute 64 in index register I)

Example 2) Substituting register data in an index register

--[D0035 MOV K]-- (Substitute the value of D0035 in index register K)

--[RW078 MOV I]-- (Substitute the value of RW078 in index register I)

Example 3) Substituting the result of an operation in an index register

-[RW200 - 30 \rightarrow I]-

(Substitute the result of subtracting 30 from RW200 in I)

--[XW004 ENC (4) J]--

(Substitute the uppermost ON bit position of XW004 in J (encode))



Although, basically, index registers are processed as single-length (16 bits), when, for instance, using an index register as the storage destination for a instruction which becomes double-length as the result of a multiplication instruction or the like, only the combinations $J \bullet I$ or $K \bullet J$ are effective. In this case, it becomes $J \bullet I$ by designating I in the double-length operand position, and J becomes upper while I becomes lower. In the same, by designating J, it becomes $K \bullet J$, and K becomes upper while J becomes lower.

Example)

 $-\left[\text{ D1357 * 10} \rightarrow \text{J} \bullet \text{I} \right] -$

The following are examples of registers in which index modification has been executed.



The following shows an example of the operation when index modification is applied to a program.



The following processing is carried out when X0010 changes from OFF to ON

- 1 Substitute 3 times the value of the content of C000 in index register I
- ② Store content of XW005 in D(3000+1)
- ③ Add 1 to the content of I and store content of XW010 in D(3000+I)
- Add a further 1 to the content of I and store content of XW012 in D(3000+I)

Incidentally,

Ø

 \neg P \vdash is positive transition-sensing contact which becomes ON once only when device O changes from OFF to ON (until the instruction is executed in the next scan)

 $- \left[\begin{array}{ccc} \textcircled{O} & \ast & \textcircled{O} \\ \end{array} \right] \rightarrow \textcircled{O} + 1 \bullet \textcircled{O} \end{array}] - is multiplication instruction which multiplies \textcircled{O} & by \textcircled{O} & and stores it in double-length register \textcircled{O} + 1 \bullet \textcircled{O} \end{array}$

-[+1 (A)]- is increment instruction which adds 1 to the content of (A) and stores it in (A)

-[(A) MOV (B)]- is a data transfer instruction which substitutes the content of (A) in (B)

NOTE

- (1) Substitutions of values to index registers and index modification may be carried out any number of times during a program. Therefore, normally, the program will be easier to see if a value substitution to an index register is executed immediately before index modification.
- (2) Be careful that the registers do not exceed the address range through index modification. When the results of index modification exceed the address range, the instruction is not executed, and special devices (S0051 and S0064) which indicate 'boundary error' become ON.

As explained before, the main purpose of the index modification is indirect designation of register. However, as the special usage of the index modification, the followings are also possible.

• For CALL and JUMP instructions, indirect designation of the destination address is possible.

If indexed destination is not registered, the special devices (S0051 and S006C) become ON. If indexed destination exceeds the range, the special devices (S0051 and S0065) become ON. And both cases, the instruction is not executed.

• For SET and RST instructions, indirect designation of device is possible.

• For constant operand, the constant value can be modified by the index register.



Refer to the Instruction Set manual for the operands to which the index modification is available in each instruction.

Digit designation There is a method called 'digit designation' which is a special

designation method for register data. 'Digit designation' treats 1 digit (4 bits) of a hexadecimal number as a data unit. It is a method of designation in which a number of digits from the designated devices (bit positions) are made the subject of data operation.

In practice, in the case of the following Example, 2 digits from X0008 (that is to say, the upper 8 bits of XW000) become the subject of data operation.

Example)



There are 9 types of digit designation – Q0, Q1, ..., Q8 which have the following significations

- Q0makes the designated device 1 bit the subject of data operation
- Q1makes 1 digit (4 bits) started with the designated device the subject of data operation
- Q2makes 2 digits (8 bits) started with the designated device the subject of data operation
- Q3makes 3 digits (12 bits) started with the designated device the subject of data operation
- Q4makes 4 digits (16 bits) started with the designated device the subject of data operation
- Q5makes 5 digits (20 bits) started with the designated device the subject of data operation
- Q6makes 6 digits (24 bits) started with the designated device the subject of data operation
- Q7makes 7 digits (28 bits) started with the designated device the subject of data operation
- Q8makes 8 digits (32 bits) started with the designated device the subject of data operation

In digit designation, when the area designated covers multiple registers, as shown below, the area is designated from the smaller address to the greater address. Example)



The 16 bits R030C to R031B (R030C is the LSB as a numerical value)

Below, the operation of digit designation is described for the case when digit designation is executed as a source operand (a register for executing an instruction using its data) and the case when digit designation is executed as a destination operand (a register which stores the result of instruction execution).

It is possible to carry out digit designation for both a source operand and a destination operand with 1 instruction.

 Digit designation for a source operand For a single-length (16 bits) operand, Q0 to Q4 are available. The

upper digits which are out of the designated digits are regarded as 0.



For a double-length (32 bits) operand, all Q0 to Q8 are available.

Example 3)



(2) Digit designation for a destination operand

For single-length (16 bits) operand, Q0 to Q4 are available. The result data of the operation is stored in the specified digits of the destination register. The digits which are out of the designated digits are unchanged.





0000 1001 1000 1001 (binary)=H0989=2441 (decimal)

Therefore, the data below is stored in the 3 digits (12 bits) started with R1200.

1001 1000 1001 (binary)=H989=2441 (decimal)

For a double-length (32 bits) operand, all Q0 to Q8 are available.



NOTE
$\nabla \Delta \nabla$
 Be careful that the result of digit designation does not exceed the address range. When the result of digit designation exceeds the address range, the excess portion will be ignored. A combination of digit designation and index modification can also be used.
Example)
Q1 I IF I=H001C, it signifies the same Q1 R0000 R001C

Overview The state of external input signals inputted to input modules is read via the input registers/devices (XW/X or IW/I) when scan control is executed. On the other hand, the output data determined in user program execution are outputted to output modules via output registers/devices (YW/Y or OW/O) and outputs from the output modules to external loads are based on these data.

I/O allocation is the execution of mapping between input registers/devices and input modules and of mapping between output registers/devices and output modules. In other words, physical devices called I/O modules are allocated to logic devices called registers/devices.

Input registers/devices and output registers/devices do not use their own independent memory areas. They use a series of memory areas which can be said to be input/output registers/devices (a register address range of 256 words from 000 to 255).

By executing I/O allocation, function type determination is carried out by making addresses allocated to input modules input registers/devices and addresses allocated to output modules output registers/devices.





Methods of VO allocation	The execution of I/O allocation can be said in other words to be the carrying out of the registration of I/O allocation information in system information. The S2E CPU checks whether the I/O modules are correctly mounted based on this I/O allocation information when RUN starts-up. Also, at the same time, the correspondence between the input/output registers (XW/YW) and the I/O modules is determined based on this I/O allocation information. On the other hand, the programmer reads this I/O allocation information when communicating with the S2E and recognizes the assignment whether input. (XW) or output (YW) for every input/output register address.
	There are 2 methods for the registration of I/O allocation information in system information. These are automatic I/O allocation and manual I/O allocation.
	The registration of I/O allocation information is only available when the S2E is in the HALT mode .
Automatic I/O allocation	This is a method of causing the S2E to execute the registration of I/O allocation information. It is carried out by selecting and executing the AutoSet command on the I/O allocation screen of the programmer (T-PDS).
	When the automatic I/O allocation is executed, the S2E CPU reads out state of the I/O modules which are mounted (what type of module is mounted in which position) and registers the I/O allocation information.
	Each I/O module has one of the module types shown below.

Module	Description	Module Type
DI632D	8 points DC input	X 1W
DI633/653	16 points DC input	X 1W
DI634	32 points DC input	X 2W
DI635/635H	64 points DC input	X 4W
IN653/663	16 points AC input	X 1W
DO633/633P	16 points DC output	Y 1W
DO634	32 points DC output	Y 2W
DO635	64 points DC output	Y 4W
AC663	16 points AC output	Y 1W
RO663	16 points Relay output	Y 2W
RO662S	8 points Relay output (isolated)	Y 1W
AD624L/634L AD624/674 RT614	4 channels analog input	X 4W
AD668/628S/638S TC618	8 channels analog input	X 8W
DA632L/622/672	4 channels analog output	Y 4W
DA664/624S	4 channels analog output	Y 4W
CD633	16 points DC input (interruption)	iX 4W
PI632/672	2 channels pulse input	iX+Y 2W
MC612	2 axis positioning module	X+Y 4W
MC614	4 axis positioning module	X+Y 8W
CF611	ASCII module	iX+Y 4W
SN621/622	TOSLINE-S20 data transmission	TL-S
UN611/612	TOSLINE-F10 data transmission	TL-F
DN611A	Device net scanner module	OPT
FL611/612	FL net transmission	OPT

For instance, when automatic I/O allocation is executed with the I/O module mounting state shown below, the CPU reads the I/O module types which are mounted and creates I/O allocation information and it registers it in system information.

• Module mounting state

			PU	0	1	2	3	4	5	6	7 •	Slot No.
Basic (unit 0)	I F ↑	P S	C P U	32 pts input	16 pts input	16 pts input	16 pts input	16 pts input	32 pts input	32 pts input	TL-F	
				0	1	2	3	4	5	6	7	
Expansion unit #1 (unit 1)	↓ I F	P S	Vacant	4ch A/D	4ch A/D	4ch A/D	Vacant	Vacant	2ch D/A	2ch D/A	Vacant	
				0	1	2	3	4	5	6	7	
Expansion unit #2 (unit 2)	I F	P S	Vacant	16 pts output	16 pts output	16 pts output	16 pts output	32 pts output	32 pts output	32 pts output	32 pts output	
				0	1	2	3	4	5	6	7	
Expansion unit #3 (unit 3)	↓ I F	P S	Vacant	16 pts output	16 pts output	16 pts output	Vacant	Vacant	Vacant	Vacant	Vacant	

• I/O allocation information

Unit 0			Unit 1		Unit 2	Unit 3		
S I o t	Module type	S I O t Module type		S I o t	S I Module type		Module type	
PU		0	X 4W	0	Y 1W	0	Y 1W	
0	X 2W	1	X 4W	1	Y 1W	1	Y 1W	
1	X 1W	2	X 4W	2	Y 1W	2	Y 1W	
2	X 1W	3		3	Y 1W	3		
3	X 1W	4		4	Y 2W	4		
4	X 1W	5	Y 2W	5	Y 2W	5		
5	X 2W	6	Y 2W	6	Y 2W	6		
6	X 2W	7		7	Y 2W	7		
7	TL-F							

Manual I/O allocation This is the method by which the user edits the I/O allocation information on the I/O allocation information screen of the programmer (T-PDS) and writes it to the S2E. The manual I/O allocation is used in the following cases.

- When carrying out programming in a state in which the I/O modules are not fully mounted
- When it is desired to remove some modules from the subjects of batch input/output processing
- When using the unit base address setting function
- When allocating a specified number of registers to slot left vacant for future addition
- When carrying out offline programming

For manual I/O allocation, module types are set for each slot. The module types which can be set at this time are as shown below. Module types are expressed by combinations of function classifications and numbers of registers occupied. (except for TL-S and TL-F)

Function classification	Number of registers occupied	Remarks
X	01, 02, 04, 08	Input (batch input/output)
Y	01, 02, 04, 08	Output (batch input/output)
X+Y	02, 04, O8	Input+output (batch input/output)
iX	01, 02, 04, 08	Input (out of batch input/output)
iY	01, 02, 04, 08	Output (out of batch input/output)
iX+Y	02, 04, 08	Input+output (out of batch input/output)
SP	01, 02, 04, 08	Space
TL-S		For TOSLINE-S20
TL-F		For TOSLINE-F10
OPT	—	DeviceNet/FL-net

- (1) Allocations to input/output modules are: -X and iX to input modules, Y and iY to output modules and X+Y and iX+Y to input/output mixed modules. The input/output registers which correspond to modules with the designation i attached are not included in batch input/output subjects.
- (2) SP is used when allocating an arbitrary number of registers to a vacant slot.
- (3) TL-S is allocated to data transmission module TOSLINE-S20.
- (4) TL-F is allocated to data transmission module TOSLINE-F10.

NOTE

 $\nabla \Delta \nabla$

The I/O allocation information can be freely edited and registered by carrying out manual I/O allocation. However, it is necessary that the registered input/output allocation information and the I/O module mounting state should agree for starting-up RUN. When executing the 'forced RUN' command, operation (RUN-F mode) is possible even if the modules registered in the allocation information are not mounted. However, in this case also, operation cannot be executed when a module of a different type to the registered module is mounted (I/O mismatch).

Unit base address setting function

In manual I/O allocation, the starting register address (input/output registers) of each unit can be set.

The register addresses can be arranged for each unit by using this function. Also, when an I/O module is added in a vacant slot in the future, it is possible to avoid affecting the register addresses of other units.

(Unit base address setting screen on T-PDS)

Unit #0			Unit #1			Unit #2			Unit #3		
Top Register No.			Top Register No.			Top Register No.			Top Register No.		
[0]	[15]	[35]	[50]

In the case of this screen example, address allocations can be carried out

from XW/YW000 for the basic unit from XW/YW015 for expansion unit #1 from XW/YW035 for expansion unit #2 from XW/YW050 for expansion unit #3



Settings by which latter stage units become lower register addresses cannot be made.

Register and module correspondence

When I/O allocation information is registered by carrying out automatic I/O allocation or manual I/O allocation, correspondence between registers and modules is automatically determined by the following rules.

- (1) In any unit, allocation is the lower address registers are allocated in sequence from the module at the left end.
- (2) In a case when the unit base addr.ess is not set.(it is not set by automatic I/O allocation), the registers are allocated in continuation from the previous stage unit.
- (3) A slot for which a module type is not set (any vacant slot in automatic I/O allocation is the same) does not occupy any registers.
- (4) The cases of the half size racks also are handled in the same way as standard size rack for I/O allocation, and they are regarded as having slots without settings in the latter portions of the unit. Therefore these portions do not occupy registers.
- (5) Slots for which SP (space) is set, output registers are allocated internally by a number of set words.
- (6) Modules for which Z, TL-S and TL-F are set do not occupy input/output registers (XW/YW).
- (7) Input/output registers which are not allocated to I/O modules become output registers (YW) in the programming. Thus, they can be used in the same way as auxiliary registers/relays (RW/R).
The following examples show the register allocation when the I/O allocation information is registered.

Example 1)

• I/O allocation information

	Unit 0	Unit 1		Unit 2		Unit 3	
Bas	se address []	Bas	se address []	Base address []		Base address []	
S I o t	Module type	S I o t	Module type	S I o t	Module type	S I o t	Module type
PU		0	X 4W	0	Y 1W	0	Y 1W
0	X 2W	1	X 4W	1	Y 1W	1	Y 1W
1	X 1W	2	X 4W	2	Y 1W	2	Y 1W
2	X 1W	3		3	Y 1W	3	
3	X 1W	4		4	Y 2W	4	
4	X 1W	5	Y 2W	5	Y 2W	5	
5	X 2W	6	Y 2W	6	Y 2W	6	
6	X 2W	7		7	Y 2W	7	
7	TL-F			-		-	

Register allocation

	Unit 0		Unit 1	Unit 2		Unit 3	
S I o t	Register	S I o t	Register	S I o t	Register	S I o t	Register
PU		0	XW010~XW013	0	YW026	0	YW038
0	XW000, XW001	1	XW014~XW017	1	YW027	1	YW039
1	XW002	2	XW018~XW021	2	YW028	2	YW040
2	XW003	3		3	YW029	3	
3	XW004	4		4	YW030, YW031	4	
4	XW005	5	YW022, YW023	5	YW032, YW033	5	
5	XW006, XW007	6	YW024, YW025	6	YW034, YW035	6	
6	XW008, XW009	7		7	YW036, YW037	7	
7							

4.4

 Network assignment
 For the data transmission module (TOSLINE-S20, TOSLINE-F10), the network assignment is necessary in addition to the I/O allocation mentioned before.

 The network assignment is the declaration of assignment between the link registers and the scan data memory in the data transmission module.

 TOSLINE \$20
 The TOSLINE \$20 here 1024 words of scene data memory in the

TOSLINE-S20 The TOSLINE-S20 has 1024 words of scan data memory in the module.
 By using the network assignment, S2E's link registers (W) are assigned to the scan data memory in units of blocks. (64 words/block)

Here, the block is not related to the data send block in the TOSLINE-S20. The data transfer direction between the link registers and the scan data memory is determined by S2E CPU for each address, according to the data send block setting in the TOSLINE-S20.

The following 3 types of assignment setting are available.

Setting	Function		
Blank	The block of link registers (W) are not assigned to TOSLINE-S20.		
LINK	The block of link registers (W) are assigned to TOSLINE-S20. (S2E accesses TOSLINE-S20 for the block)		
GLOBAL	It is a specified prohibition. When GLOBAL is specified, the LINK specification operation is done.		

Note) Up to 2 TOSLINE-S20s can be mounted on a S2E. In this case, the TOSLINE-S20 nearer to the S2E CPU is regarded as CH1, and the other is CH2.

- (1) Example when 1 TOSLINE-S20 is mounted (CH1 only)
 - Network assignment example

Block	Corresponding link registers	CH1	CH2
1	W0000 ~ W0063	LINK	
2	W0064 ~ W0127	LINK	
3	W0128 ~ W0191	LINK	
4	W0192 ~ W0255		
5	W0256~-W0319		
6	W0320 ~ W0383		
7	W0384 ~ W0447		
8	W0448 ~ W0511		
9	W0512 ~ W0575	LINK	
10	W0576 ~ W0639	LINK	
11	W0640 ~ W0703		
12	W0704 ~ W0767		
13	W0768 ~ W0831		
14	W0832 ~ W0895		
15	W0896 ~ W0959		
16	W0960 ~ W1023		

• Data transfer direction

Link register	Data transfer direction	CH1 scan	data
W0000		0	q
2		2	en
W0149		149	ິທ
W0150		150	
2	←	2]
W0191		191]
W0192		192]
2	(no transfer)	2	b
W0511		511	ei<
W0512		512	Sec
2	←	2	
W0639		639]
W0640		640	1
2	(no transfer)	2]
W1023		1023	

 (2) Example when 2 TOSLINE-S20 are mounted (CH1, CH2) Regarding the network assignment, the W register is divided into 32 blocks. (64 words per one block)

The S20 has 1024 words of scan memory. In case of the S2E, even if two 320's are used, the scan memory of each S20 can be fully mapped to the W register. Channel 1 320 is allocated to the blocks 1 to 16, and channel 2 S20 is allocated to the blocks 17 to 32. The allocation example below shows the case of all the blocks are set as "LINK".

S2E's link register	Diack	Setting		CH1 S20	CH2 S20
W	DIUCK	CH1	CH2	scan memory	scan memory
W0000 - W0063	1	LINK		0000 - 0063	
W0064 - W0127	2	LINK		0064 - 0127	
W0128 - W0191	3	LINK		0128 - 0191	
W0192 - W0255	4	LINK		0192 - 0255	
W0256 - W0319	5	LINK		0256 - 0319	
W0320 - W0383	6	LINK		0320 - 0383	
W0384 - W0447	7	LINK		0384 - 0447	
W0448 - W0511	8	LINK		0448 - 0511	
W0512 - W0575	9	LINK		0512 - 0575	
W0576 - W0639	10	LINK		0576 - 0639	
W0640 - W0703	11	LINK		0640 - 0703	
W0704 - W0767	12	LINK		0704 - 0767	
W0768 - W0831	13	LINK		0768 - 0831	
W0832 - W0895	14	LINK		0832 - 0895	
W0896 - W0959	15	LINK		0896 - 0959	
W0960 - W1023	16	LINK		0960 - 1023	
W1024 - W1087	17		LINK		0000 - 0063
W1088 - W1151	18		LINK		0064 - 0127
W1152 - W1215	19		LINK		0128 - 0191
W1216 - W1279	20		LINK		0192 - 0255
W1280 - W1343	21		LINK		0256 - 0319
W1344 - W1407	22		LINK		0320 - 0383
W1408 - W1471	23		LINK		0384 - 0447
W1472 - W1535	24		LINK		0448 - 0511
W1536 - W1599	25		LINK		0512 - 0575
W1600 - W1663	26		LINK		0576 - 0639
W1664 - W1727	27		LINK		0640 - 0703
W1728 - W1791	28		LINK		0704 - 0767
W1792 - W1855	29		LINK		0768 - 0831
W1856 - W1919	30		LINK		0832 - 0895
W1920 - W1983	31		LINK		0896 - 0959
W1984 - W2047	32		LINK		0960 - 1023

- The blocks 1 16 are dedicated to the CH1 S20, and the blocks 17
 32 are dedicated to the CH2 S20. It is not allowed to assign the blocks 1 16 to CH2, and blocks 17 32 to CH1.
- For the blocks set as "LINK", the S2E performs data read from S20 (for data receive area) and data write to S20 (for data send area). The data transfer direction (read or write) is automatically decided by the S2E according to the S20's receive/send setting.

TOSLINE-F10 The TOSLINE-F10 has 32 words of scan data memory in the module. Up to 8 TOSLINE-F10 can be mounted on a S2E. In this case, the TOSLINE-F10 nearer to the S2E CPU is assigned in sequence from CH1 to CH8.

For theTOSLINE-F10, set LINK for all existing CHs by the network assignment. By this setting, the link registers (LW) are assigned to the TOSLINE-F10 in units of 32 words from the lowest address.

СН	Setting	Assigned link register (LW)
1	LINK	LW000 ~ LW031
2	LINK	LW032 ~ LW063
3	LINK	LW064 ~ LW095
4	LINK	LW096 ~ LW127
5		
6		
7		
8		

• Network assignment when 4 TOSLINE-F10s.are mounted

The data transfer direction between the link registers (LW) and the scan data in the TOSLINE-F10 is determined by S2E CPU, according the TOSLINE-F10 network configuration.

NOTE
$\nabla \blacktriangle \nabla$

For details of the data transmission modules (TOSLINE-S20, TOSLINE-F10), see separate manuals for them.

5.1

Overview The S2E support 2 types of programming language for the user programs-ladder diagram and SFC. Multiple programming languages can be used in mixed by a single user program by separating blocks of the program. Thus, the optimum program configuration for the control functions can be achieved.

(1) Ladder Diagram

This is the language which is core programming language for the S2E. The program is configured by a combination of relay symbols and function blocks. This language is suitable for logic control.

Relay Symbols These are NO contact, NC contact, coil, etc.

Function Blocks..... These are box type instructions which express single functions. They can be freely positioned in a ladder diagram network by treating them in a similar way to relay contacts. The output of one function block can be connected to the input of another function block.

Example)



(2) SFC (Sequential Function Chart)

This is a programming language suitable for process stepping control (sequential control). Also, it is a language which makes the flow of control easy to see. Therefore, it is effective for program maintenance and standardization. SFC program is composed of structure part which shows the flow of control, action parts which show the operation of each step and transition condition parts which enable the process to advance. Action parts and transition condition parts are produced by ladder diagram. SFC can be considered as an execution control element for making a program easier to see by arranging the control processes and conditions rather than a single programming language.

(SFC Structure)



The flow of control advances downward from the initial step and, when it reaches the end step, it returns to the initial step. A step corresponds to an operational process, and there is an action part corresponding to each step. The condition of shifting from one step to the next is called 'transition', and there is a transition condition corresponding to each transition. When the immediately preceding step of a transition is in the active state and the transition condition is ON, the state of the immediately preceding step is changed to inactive and the next step becomes active. The following Table shows the programming languages which are usable for each program type/part.

Program type/part	Ladder diagram	SFC
Main program	0	0
Sub-program	0	0
Interupt program	0	×
Sub-routine	0	× *
SFC action program part	0	× *
SFC transition condition part	0	×
		.

O: Usable ×: Not usable

*) SFC can be made an hierarchical structure (other SFC can be made to correspond to 1 step of SFC). In this case a macro-step (equivalent to an SFC sub-routine) is used.

5.2

Ladder diagram Mixed use can be made of the two types of programming language, ladder diagram and SFC in the S2E. However, of these, ladder diagram is the basic language which must be present in the user program.

Here, the structure, execution sequence and general items of ladder diagram instructions are explained for ladder diagram programs.

As explained before, a user program is registered by every functional type which is called a program type. Furthermore, in each program type the user program is registered by one or a multiple of units called 'blocks'.

	∩Main program, sub-program #1 - #4,
Program Types 🗸	timer interrupt program,
	I/O interrupt programs #1 - #8, sub-routine

Blocks.....Blocks 1-256 (1 language/1 block).

When commencing programming in a block to be newly registered, that program is designated by the language which is used (this is called 'language designation').

However, in the case of ladder diagram, the operation of language designation is not required (the default is ladder diagram).

The ladder diagram program in any one block is registered/arranged by units called 'rung'. A rung is defined as 1 network which is connected to each other, as shown below.



The rung numbers are a series of numbers (decimal numbers) starting from 1, and rung numbers cannot be skipped. There is no limit to the number of rungs.

The size of any one rung is limited to 11 lines \times 12 columns, as shown below.



Ladder diagram is a language which composes programs using relay symbols as a base in an image similar to a hard-wired relay sequence. In the S2E, in order to achieve an efficient data-processing program, ladder diagram which are combinations of relay symbols and function blocks are used.

Relay Symbols These are NO contact, NC contact, coil and contacts and coils to which special functions are given. Each of these is called an 'instruction'. (Basic ladder instructions)

Example) NO contact

Ø Input ⊣ ⊢ Output

When device O is ON, the input side and the output side become conductive.

Function Blocks......These are expressed as boxes which each show 1 function. As types of function, there are data transfers, the four arithmetic operations, logic operations, comparisons, and various mathematical functions. Each of these is called an 'instruction'. (Function instructions)

> In a function block there are 1 or more inputs and 1 output. When a certain condition is satisfied by the input state, a specified function is executed and the ON/OFF of the output is determined by the result of execution.

Example 1) Addition

Input $-\!\!\!| \otimes + \otimes -\!\!\!| \otimes + \otimes -\!\!\!| \otimes +$ Output

When the input is ON the content of register O and the content of register O are added and the result is stored in register O. The output becomes ON if an overflow or an underflow is generated as the result of the addition.

Example 2) Combination of Relay Symbols and Function Blocks



When X0030 is ON or the content of XW004 exceeds 500, Y0105 becomes ON. Y0105 stays on even if X0030 is OFF and the content of XW004 is 500 or less, then Y0105 will become OFF when X0027 becomes ON.



- (1) A function block can be regarded as a contact which has a special function. By carefully arranging the function blocks in the order of execution of instructions, complex control functions can be achieved by an easily understandable program.
- (2) A list of ladder diagram instructions is shown in Section 5.7. For the detailed specifications of each instruction, see the separate volume, 'Instruction set Manual'.

Instruction execution sequence

The instructions execution sequence in a block composed by ladder diagram are shown below.

- (1) They are executed in the sequence rung1, rung2, rung3... through to the final rung in the block (in the case of a block with an END instruction, through to the rung with the END instruction).
- (2) They are executed according to the following rules in any one rung.
- When there is no vertical connection, they are executed from left to right.
- ② When there is an OR connection, the OR logic portion is executed first.
- ③ When there is a branch, they are executed in the order from the upper line to the lower line.
- (4) A combination of (2) and (3) above



The instructions execution sequence in which function instructions are included also follows the above rules. However, for program execution control instructions, this will depend on the specification of each instruction.

The following show the execution sequences in cases in which program execution control instructions are used.

Master Control (MCS/MCR, MCSn/MCRn)



When the MCS input is ON, execution is normal. When the MCS input is OFF, execution is by making the power rail from the rung following MCS to the rung of MCR OFF (the execution sequence is the same). $n \downarrow 1 \downarrow 3 \downarrow 4 \downarrow 5 [JCS]$ $n + 1 \downarrow 6 \downarrow 7 () n + m \downarrow [JCR]$

 5
 JCS
 When the JCS input is ON, the instructions from the rung of JCR are read and skipped at high speed (instructions are only read and not executed). When the JCS input is OFF, execution is normal.

Conditional Jump (JUMP/LBL)

Repeat (FOR/NEXT)

Jump Control (JCS/JCR)



6 When the JUMP instruction input is ON, execution shifts to the rung following the LBL instruction with the corresponding label number (03 in the example on the left) (the numbers in the diagram on the left are the execution sequence at this time). When the JUMP instruction input is OFF, execution is normal.

When the FOR instruction input is ON, the instructions between FOR and NEXT are repeatedly executed the designated number of times (10 times in the example on the left), and when the designated number of times is reached, execution is shifted to the rung following the NEXT instruction. When the FOR instruction input is OFF, execution is normal.

• Sub-Routine (CALL/SUBR/RET)



When the CALL instruction input is ON, execution is shifted to the rung following the SUBR instruction with the corresponding sub-routine number (20 in the example in the left). When the RET instruction is reached, execution is returned to the instruction following the CALL instruction following the CALL instruction (the numbers in the diagram on the left are the execution sequence at this time). When the CALL instruction input is OFF, execution is normal.

General information on ladder diagram instructions

The general information required for designing programs with ladder diagram are listed below.

- (1) In all program types, it is necessary to create at least one block by ladder diagram. In other words, the ends of the main program and each sub-program are judged by ladder diagram END instruction. Also, the end of each interrupt program is judged by a ladder diagram IRET instruction. Furthermore, it is necessary to compose the entry to and exit from a sub-routine by the ladder diagram SUBR instruction and RET instruction.
- (2) The group of instructions which includes the timer instructions (4 types), counter instruction, jump control instruction, master control instruction and END instruction in the relay symbol type instructions is called the 'basic ladder instructions'.
- (3) Instructions other than the basic ladder instructions are called 'function instructions'. The function instructions have respective individual function numbers (FUN No.). Also, even if instructions have the same function number, selection of the execution conditions is possible as shown below. (There are some instructions which cannot be selected)

Normal..... Executed every scan while the instruction input is ON. Edged..... Executed only in the scan in which the instruction input changes from OFF to ON.

Example) Data Transfer Instruction

The MOV instruction (substitute 10 in D1000) is executed every scan while R0000 is ON.

Edged Hold Edged Symbol

The MOV instruction (substitute 10 in D1000) is executed only in the scan in which R0000 changes from OFF to ON.

Any instructions cannot be positioned after (to the right of) a edged function instruction.

Example)



Neither of these two rungs can be created.

- (4) The number of steps required for one instruction differs depending on the type of instruction. Also, even with the same instruction, the number of steps occupied varies depending on whether digit designation is used in the operand, a constant or a register is used in a double-length operand, etc. (1-10 steps/1 instruction). Also, basically step numbers are not required for vertical connection lines and horizontal connection lines.
- (5) In an instruction which has multiple inputs, a vertical connection line cannot be placed immediately before an input. In this case, insert a dummy contact (such as the NO contact of special relay S004F which is always ON) immediately before the input.



The above arrangement is not required for the lowest input of multiple inputs.



5.3

- **SFC** SFC is the abbreviation of Sequential Function Chart. This is a programming language suitable for process stepping control (sequential control). In the S2E, the following function can be used in the SFC.
 - JumpMoves the active state to an arbitrary step when a jump condition is satisfied.
 Step with waiting time.....Even if the transition condition is satisfied, step transition is not carried out until a set time has elapsed. (Wait step)
 Step with alarm.....When transition to the following step is not carried out even if the set time has elapsed, the designated alarm device becomes ON. (Alarm step)

SFC can be used in the main program and in the sub-programs. Here the overall composition of SFC, the elements of SFC and notes on program creation are described.

An SFC program is composed of SFC structure, action program parts and transition condition parts.



An SFC structure regulates the flow of the control operation and has steps and transitions as its basic elements. A step is expressed by one box, as shown above. Each step has its own step number. Also, corresponding action program parts are annexed 1 to 1 to steps.

Steps have the two states of active and inactive. When a step is active, the power rail of the corresponding action program will be ON. When a step is inactive, the power rail of the corresponding action program will be OFF.

On the other hand, a transition is located between step and step, and expresses the conditions for transition of the active state from the step immediately before (upper step) to the following step (lower step). Corresponding transition conditions are annexed 1 to 1 to transitions. For instance, in the diagram above, when step 120 is active, the action program power rail corresponding to step 120 becomes ON. In this state, when device (A) becomes ON, the transition conditions are satisfied, and step 120 becomes inactive and step 121 becomes active. In accompaniment to this, the action program power rail corresponding to step 120 becomes OFF (executed as power rail OFF), and the action program power rail corresponding to step 121 becomes ON.

Overall configuration The following illustrates the overall configuration of an SFC Program.



The overall SFC program can be considered as divided into an SFC main program and a macro program.

The SFC main program has an initial step in its structure, and has an SFC end or an End step in its bottom. In the S2E, a maximum of 64 SFC main programs can be created.

On the other hand a macro program is a sub-sequence which starts from 'macro entry' and finishes at 'macro end'. Each macro program has its own macro number, and corresponds 1 to 1 to macro steps which are present in the SFC main program or other macro programs. Macro programs are used for rendering the program easy to see by making the SFC program an hierarchical structure. In all, 128 macro programs can be created.





SFC programming becomes possible by designating blocks and then selecting SFC by language designation.

Only one SFC main program or one macro program can be created in 1 block. (1 SFC/block)

Also, the maximum number of SFC steps per block is 128.

- **SFC elements** The following is a description of the elements which compose an SFC program.
 - (1) SFC Initialization

This is the function which starts-up (makes active) the designated initial step by making the steps in a designated area inactive. Either of the two methods of an SFC instruction or a ladder diagram instruction is used. One SFC initialization is required for 1 SFC main program.

① SFC Instruction



- Operands: xx = Program number (0-63) (A) =Start-up device (except T.and C.) nnnn = Number of initialized steps (1-4096)
- Function: When the device (with the exception of a timer device or a counter device) designated by A changes from OFF to ON, the number of steps following the initial step (ssss) which are designated by nnnn (from step number ssss to ssss + nnnn -1), are made inactive, and the initial step (ssss) is made active.
- 2 Ladder Diagram Instruction (FUN 241)

Input – SFIZ (nnnn) ssss]– Output

- Operands: nnnn=N umber of initialized steps (1-4096) ssss = Step number of initial step (0-4095)
- Function: When the input changes from OFF to ON, the number of steps designated by nnnn from the step number designated by ssss (from step number ssss to ssss + nnnn -1) are made inactive, and the initial step designated by ssss is made active.

(2) Initial Step

This is the step which indicates the start of an SFC main program. It has its own step number and can have an action program part which corresponds 1 to 1.

Only 1 initial step can be programmed in 1 block.

(3) Step

This expresses one unit of contral steps. The step has its own step numbers and has an action program part which corresponds 1 to 1.



(4) Transition

This expresses the conditions for shifting the active state from a step to the following step. Transition has a transition condition part which corresponds 1 to 1.



ī.

This expresses the end of an SFC main program. An SFC main program requires either this 'SFC end' or the 'end step' of (6). The 'SFC end' has a transition condition which corresponds 1 to 1 and a return destination label number. When transition condition is satisfied with the step immediately before being in the active state, the step following the designation label is made active with making the step immediately before inactive. (This is the same operation as that described in 'SFC jump' below).

(6) End Step

This expresses the end of an SFC main program. An SFC main program requires either this 'end step' or the 'SFC end' of (5). The end step has the same step number as the initial step. When the immediately preceding transition condition is satisfied, the initial step returns to the active state.



(7) Sequence Selection (divergence)

This transfers the active state to 1 step in which the transition condition is satisfied out of multiple connected steps. When the transition conditions are satisfied simultaneously, the step on the left has priority. (The number of branches is a maximum of 5 columns).



(8) Sequence Selection (convergence)

This collects into 1 step the paths diverged by above (7).



(9) Simultaneous Sequences (divergence)

After the immediately preceding transition condition is satisfied, this makes all the connected steps active. (The number of branches is a maximum of 5 columns).



(10) Simultaneous Sequences (convergence) When all the immediately preceding steps are active and the transition condition is satisfied, this shifts the active state to the next step.



(11) Macro Step

A macro step corresponds to one macro program. When the immediately preceding transition condition is satisfied, this shifts the active state to macro program with the designated macro number. When the transition advances through the macro program and reaches the macro end, the active state is shifted to the step following the macro step. A macro step is accompanied by a dummy transition which has no transition condition (always true).



(12) Macro Entry

This expresses the start of a macro program. The macro entry has no action program. Steps are connected below the macro entry. Only 1 macro entry can be programmed in 1 block.



(13) Macro End

This expresses the end of a macro program. Macro end has a transition condition which corresponds 1 to 1, and returns to the corresponding macro step when this transition condition is satisfied.

_			_
~			- -
	E	Ξ	J

(14) SFC Jump

This expresses a jump to any arbitrary step. Jump has a jump condition which corresponds 1 to 1, and jump destination label numbers. When the transition condition is satisfied, the active state jumps to the step following the designated label. When the jump transition condition and the transition condition for the following step are simultaneously satisfied, jump has priority.



'SFC Jump' is located immediately after a step. SFC Jumps with the same label number may be present in multiple locations.

(15) SFC Label

This expresses the return destination from an 'SFC end' and the jump destination from a 'SFC jump'. Label is located immediately after transitions.



(16) Wait Step

This is a step which measures the time after becoming active, and does no execute transition even if the following transition condition is satisfied, until a set time has elapsed. It has an action program corresponding 1 to 1.



(17) Alarm Step

This is a step which measures the time after becoming active, and when the transition condition is not satisfied within a set time, switches ON a designated alarm device. It has an action program corresponding 1 to 1. When the transition condition is satisfied and the alarm step becomes inactive, the alarm device also becomes OFF.



user-T999 are 0.1 second timers

Action program and transition condition

The action program corresponds to 1 step, and the transition condition corresponds to 1 transition.

These are programmed by ladder diagram.

(1) Action Program

The size of 1 action program is 11 lines \times 11 columns as shown below, and the number of instruction steps is a maximum of 121 steps.



In a case when a larger size than the above is required as an action program, a sub-routine is used. (CALL instruction)

Even if there is no action corresponding to a step, this does not affect SFC operation. In this case, the step becomes a dummy step (a step which waits only the next transition condition will be satisfied).

In programming, by designating the step on the SFC screen and selecting the detail display mode, the monitor/edit screen for the action program corresponding to that step will appear.

In the case when the content of the action program is only 1 instruction out of SET, RST, coil, invert coil, positive pulse coil and negative transition-sensing coil, direct editing can be carried out without puffing up the detail display screen. See the programmer (T-PDS) operation manual in a separate volume for this operation. (2) Transition Condition

The size of 1 transition condition is 11 lines \times 10 columns, and the number of instruction steps is a maximum of 110 steps.



When there is no transition condition corresponding to a certain transition, that transition condition is always regarded as true. (Dummy transition)

In programming, by designating the transition on the SFC screen and selecting the detail display mode, the monitor/edit screen for the transition condition corresponding to that transition will appear. In the case when the content of the transition condition is only 1 instruction of NO contact or NC contact, direct editing can be carried out without putting up the detail display screen. See the programmer (T-PDS) operation manual in a separate volume for this operation.

NOTE

The following execution control instructions cannot be used in action programs and transition conditions.

- Jump (JSC/JCR, JUMP/LBL)
- Master control (MCS/MCR, MCSn/MCRn)
- End (END)
- FOR-NEXT (FOR/NEXT)

Also, the invert contact and various coil instructions cannot be used in transition conditions.

- **Execution system** The following shows the concept of the execution system in one SFC program.
 - In one scan, evaluation of the transition condition, the step transition processing and the execution of the action program are sequentially operated.
 - (2) Evaluation of the transition condition means the execution of the transition condition connected to an active step and carrying out a check for transition condition establishment. At this time, since evaluation is made only for active step, there are no multiple step transitions by 1 scan in consecutively connected steps.

For instance, as shown in the diagram on the 100 right, in a program in which the transition condition from step 100 to 101 and the transition condition from step 101 to 102 are the same, step 100 becomes active in the previous scan, and when device (A) has been switched ON in the present scan, there is transition to step 101 in the present scan. (Transition to step 102 will be from the next scan onward)



- (3) Step transition processing means making the previous step inactive and the following step active if the transition condition is satisfied, based on the result of evaluation of the transition condition.
- (4) Execution of the action program corresponding to the active step is carried out by switching the power rail ON, and executing the action program corresponding to the inactive step by switching the power rail OFF. At this time, as shown in the following diagram, the execution sequence is from top to bottom, and from left to right in branches.



The numerals in the diagram show the execution sequence of the action programs.

Points to note The following is a list of points to note when creating SFC programs.

- The capacity limits of SFC programs are set out in the following Tables. Be careful not to exceed these capacities.
 - Overall Capacities (Maximum numbers which can be programmed in the S2E)

Number of SFC main programs	64 (063)
Number of macro programs	128 (0127)
Number of SFC steps	4096 (04095)
Number of SFC labels	1024 (01023)

• Capacities per SFC Main Program/Macro Program

Number of SFC steps	128		
Number of instruction steps (SFC, actions and transition conditions total)	1024 steps*		
Number of simultaneous branches	5		
SFC edit screen capacity	128 lines by 5 columns		

• Capacities per Action/Transition condition

Action program capacity	121 steps*		
Transition condition capacity	110 steps*		

- *) See 5.7 'List of instructions' for the required numbers of steps for SFC instructions and ladder diagram instructions.
- (2) The starting and re-setting of an SFC program is carried out by the SFC initialization instruction (SFC instruction/ladder diagram instruction). SFC initialization makes the steps in a designated area inactive and makes the initial step active. Therefore, the area of the steps designated by SFC initialization (the number of initialized steps) includes all the step numbers which are used in that SFC program (including macro programs as well). Take care that step numbers used in other SFC programs are not involved.

For instance, if the SFC initialization designation is 50 steps from step number 0 and step 50 is used in that SFC program, when SFC initialization is executed with step 50 in the active state, step 50 will remain active.

On the other hand, if the SFC initialization designation is 201 steps from step number 100 and step 300 is used in another SFC program, when SFC initialization is executed with step 300 in the active state, step 300 will become inactive without any condition.

- (3) There is no limit to the step number sequence used in 1 SFC program (including macro programs). However, the initial step must be made the lowest step number in that sequence. (See (2) above)
- (4) A sequence selection diverges above transitions, and converges below transitions. Also, a simultaneous sequence diverges above a steps and converges below a steps.



However, the divergence must end in a corresponding convergence. Therefore, programs such as the following are not allowed.



(5) The jump destination of a SFC jump may be either in the upward direction or in the downward direction, or it may be in another SFC program. Also, it is possible to jump to the outside from inside a branch.

Since a SFC jump can be very freely used in this way, take thorough precautions so that the SFC logic will not become abnormal (so that multiple unrelated steps in a series of SFC will not become active) through jumping.

A SFC jump is always positioned immediately after a step, Also, although basically a SFC label is positioned immediately after a transition, it is positioned between the convergence line and the step in the case of a sequence selection (convergence).



- (6) The states (active/inactive) of SFC steps are not retained for power off. When starting-up, all become inactive.
- (7) The output of an SFC step can be controlled by sandwiching the SFC program block by ladder diagram master control (MCS/MSR). When the input of MCS is OFF, the power rail of the action program corresponding to the active step also becomes OFF. However, in the state, step transition is carried out.

5.4

Programming precautions

The S2E supports multi-task function. When using this function, there is the possibility of the sub-program being interrupted by the main program or the interrupt program, and the main program being interrupted by the interrupt program. Precautionary notes arising from this are given below, and should be taken into account when creating programs.

- (1) Avoid using the same sub-routine in the main program, the sub-programs and the interrupt programs. When the main program execution is interrupted during a sub-routine is being executed and the same sub-routine is executed in that state, the results after re-starting are sometimes not as expected.
- (2) There is no classification of user data (register/device) by program type. Therefore, take thorough precautions that there is no erroneous mixed use between program types.

Example)



Interrupt occurs through the timing in the above diagram. And when the content of R0 is modified in the interrupt, the simultaneous ON (or the simultaneous OFF) of Y0 and Y1, which normally could not occur, happens.

- (3) Try to execute the exchange of data between different program types by 1 instruction or by using the interrupt disable (DI) and the interrupt enable (EI) instructions. Otherwise, the same thing as in (2) above may happen.
 - Example) Composition of the main program when transferring the three data, D1000, D1001 and D1002, from the interrupt program to the main program.

In the above program, when an interrupt occurs between instructions, synchronization between D2000, D2001 and D2002 cannot be guaranteed. In this case, make 1 instruction by using the table transfer instruction, as follows.



Or sandwich these instructions by DI and EI instructions.

(4) If the same index register is used in different program types, the data of the index register should be saved and restored as follows.

Example)



With respect to the main program, the data of index registers are saved when interrupt occurs and restored when operation returns to main program automatically. However, because of this, even if an index register is used only in an interrupt program, the data continuity of the index register between interrupt intervals is not kept. In such case, use another register to store index value substitute the value into an index register in the interrupt program.

5.5

List of instructions An instruction list is given in the sequence of ladder diagram instructions and SFC instructions on the next page and thereafter.

The groups in the list correspond to the group classifications of function instructions used in the programmer (T-PDS). (Except for SFC).

The required numbers of steps signify the size of memory required for storing these instructions. The showing of the required number of steps by a range such as 4-7, is because the number of steps changes due to the following conditions, even for the same instruction.

- When using digit designation, there is an increase of 1 step per 1 operand.
- When a constant is used in a double-length operand, there is an increase of 1 step.
- When executing index modification in a constant, there is an increase of 1 step.

The minimum execution time figure shows normal case value, i.e. when no index modification, no digit designation and normal registers are used for each operand.

The maximum execution time figure shows worst case value, i.e. when direct input/output registers (IW/OW) are used for each operand, etc.

NOTE	_
$\nabla \blacktriangle \nabla$	

Here, an overview of each instruction is given. See the instruction set manual in a separate volume for details.

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Sequence instructions		NO contact	(A) ⊣ ⊢	NO contact of device (A) (contact normally open)	1	0.11
		NC contact	(A) +≠≠	NC contact of device (A) (contact normally closed)	1	0.11
		Transitional contact (rising)	⊣↑⊢	Switches output ON only when input in the previous scan is OFF and the input in this scan is ON.	1	0.43
		Transitional contact (falling)	⊣↓⊢	Switches output ON only when input in the previous scan is ON and input in this scan is OFF.	1	0.43
		Coil	(A) -(`)-	Switches device (A) ON when input is ON.	1	0.22
		Forced coil	(A) ★()}	Retains state of device (A) regardless of whether input is ON or OFF.	1	0.11
		Inverter	(A) ⊣ı⊢	Inverts the input state	1	0.11
		Invert coil	(A) -(⊥)┤	Inverts the input state and stores in device (A).	1	0.22
		Positive Transition-sensing contact	(A) ⊢P⊢	Turns output ON for 1 scan when input is ON and device (A) is changed from OFF to ON.	1	0.43
		Negative Transition-sensing contact	(A) N	Turns output ON for 1 scan when input is ON and device (A) is changed from ON to OFF.	1	0.43
		Positive Transition-sensing coil	(A) -(p)-	Turns device (A) ON for 1 scan when input is changed from OFF to ON.	1	0.43
		Negative Transition-sensing coil	(A) -(N)┤	Turns device (A) ON for 1 scan when input is changed from ON to OFF.	1	0.43
		Jump control set	-[sor]-	Carries out high-speed skipping on instructions	1	0.11
		Jump control reset	-[JCR]-	between JCS and JCR when input is ON.	1	0.11
		End	-[end]-	Indicates end of main program and sub-program.	1	_

Ladder Diagram Instructions (Sequence Instructions)

5. Programming Language

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Sequence instructions		ON delay timer	[(A) TON (B)]	Turns output ON when set period specified by (A) has elapsed since input came ON. (B) is timer register.	2	0.22
		OFF delay timer	[(A) TOF (B)]	Turns output OFF when set period specified by (A) has elapsed since input went OFF. (B) is timer register.	2	0.22
		Single shot timer	[(A) SS (B)]	Turns output ON only for the set period, specified by (A), starting when input comes ON. (B) is timer register.	2	0.22
		Counter	$ - \left[\begin{array}{c} C CNT Q \\ E (A) (B) \end{array} \right] - $	When enable input (E) is ON, counts the number of times the count input (C) has come ON. When count value becomes equal to set value specified by (A), turns output (Q), ON. (B) is counter register.	2	0.22
		Master control set	_[мсs]_	Turns ON power rail between MCS and MCR when MCS input is ON.	1	0.11
		Master control reset	H MCR H		1	0.11
	134	Master control set (with nesting number)	-[MCSn]-	Turns ON power rail to corresponding MCR when MCS input is ON. n is a nesting number. (1 - 7).	2	5.88
	135	Master control reset (with nesting number)	[MCRn]		2	5.88
	148	Timer trigger	[TRG (A)]	When input is changed from OFF to ON, clears timer register specified by (A) and activates timer.	2	3.47

212 V series S2E
Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Transfer instructions	18	Data transfer	[(A) MOV (B)]	Transfers contents of (A) to (B).	3~5	0.65
	19	Double-length data transfer	[(A)+1·(A) DMOV (B)+1·(B)]	Transfers contents of (A)+1 and (A) to (B)+1 and (B).	3~6	4.97
	20	Invert and transfer	[(A) NOT (B)]	[(A) NOT (B)]		4.32
	21	Double-length invert and transfer	[(A)+1·(A) DNOT (B)+1·(B)]	Transfers the bit-reversed data comprising the contents of $(A)+1$ and (A) to $(B) +1$ and (B) .	3~6	5.18
	22	Data exchange	[(A) XCHG (B)]	Exchanges the contents of (A) with the contents of (B).	3~5	7.34
	23	Double-length data exchange	Double-length data exchange $- [(A)+1 \cdot (A) DXCH (B)+1 \cdot (B)] - [(A)+1 \cdot (A) with the contents of (A)+1 \cdot (A) with the contents of (B)+1 \cdot (B). $		3~5	9.07
	24 Table initialization — (A) TINZ (n) (B)]—		[(A) TINZ (n) (B)]	Initializes the contents of the table of size n, headed by (B), by the contents of (A).	4~6	18.6+0.44n
	25	Table transfer [(A) TMOV (n) (B)] Transfers the contents of the table of size n, headed by (A), to the table headed by (B).		Transfers the contents of the table of size n, headed by (A), to the table headed by (B).	4~6	29.1+0.59n
	26	Table invert and transfer	[(A) TNOT (n) (B)]	Transfers the bit-reversed data comprising the contents of the table of size n headed by (A) to the table headed by (B).	4~6	29.3+0.69n
Arithmetic operations	27	Addition	$ \left[(A) + (B) \rightarrow (C) \right] -$	Adds the contents of (B) to the contents of (A), and stores the result in (C).	4~7	1.08
	28	Subtraction	$\left[(A) - (B) \rightarrow (C) \right]_{}$	Subtracts the contents of (B) from the contents of (A), and stores the result in (C).	4~7	1.08
	29	Multiplication	$\left[(A) * (B) \rightarrow (C) + 1 \cdot (C) \right] -$	Multiplies the contents of (A) by the contents of (B) and stores the result in (C) + $1 \cdot$ (C).	4~7	1.30
	30	Division	$\left[(A) / (B) \rightarrow (C) \right]_{}$	Divides the contents of (A) by the contents of (B), stores the quotient in (C), and the remainder in (C)+1.	4~7	5.51
	31	Double-length addition	$\left[(A)+1\cdot(A) D+(B)+1\cdot(B) \rightarrow (C)+1\cdot(C) \right]$	Adds the contents of (B)+1·(B) to the contents of (A)+1·(A), and stores the result in (C)+1·(C).	4~9	7.32
	32	Double-length subtraction	$\left[(A)+1\cdot(A) \text{ D- } (B)+1\cdot(B) \rightarrow (C)+1\cdot(C) \right] -$	Subtracts the contents of (B)+1·(B) from the contents of (A)+1·(A), and stores the result in (C)+1·(C).	4~9	7.32

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Arithmetic operations	33	Double-length multiplication	$\left[(A)+1\cdot(A) D * (B)+1\cdot(B) \rightarrow (C)+1\cdot(C) \right] -$	Multiplies the contents of $(A)+1 \cdot (A)$ by the contents of $(B)+1 \cdot (B)$, and stores the result in $(C)+3 \cdot (C)+2 \cdot (C)+1 \cdot (C)$.	4~9	7.46
	34	Double-length division	$- \left[(A)+1 \cdot (A) \text{ D/ } (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] -$	Divides the contents of (A)+1·(A) by the contents of (B)+1·(B), and stores the quotient in (C)+1·(C) and the remainder in (C)+3·(C)+2.	4~9	11.8
	35	Addition with carry	$\left[(A) + C (B) \rightarrow (C) \right]$	Adds the contents of the carry flag and the contents of (B) to the contents of (A), and stores the result in (C). The carry flag changes according to the operation result.	4~7	7.55
	36Subtraction with carry $-[(A) - C(B) \rightarrow (C)] -$ Subtracts the contents of (B) and the contents of the carry flag from the contents of (A), and stores the result in (C). The carry flag changes according to the operation result.37Double-length addition with carry $-[(A)+1\cdot(A) D+C(B)+1\cdot(B) \rightarrow (C)+1\cdot(C)] -$ Adds the contents of the carry flag to the contents of (B)+1 · (B), and stores the result in (C)+1 · (C). The carry flag chances according to the operation result.38Double-length subtraction with carry $-[(A)+1\cdot(A) D-C(B)+1\cdot(B) \rightarrow (C)+1\cdot(C)] -$ Subtracts the contents of (B)+1 · (B) plus the contents of (A)+1 · (A), and stores the result in (C)+1 · (C). The carry flag chances according to the operation result.		4~7	7.55		
			Adds the contents of the carry flag to the contents of $(A)+1 \cdot (A)$ and the contents of $(B)+1 \cdot (B)$, and stores the result in $(C)+1 \cdot (C)$. The carry flag chances according to the operation result.	4~9	8.65	
			$\left[(A)+1\cdot(A) \text{ D-C } (B)+1\cdot(B) \rightarrow (C)+1\cdot(C) \right]$	Subtracts the contents of $(B)+1 \cdot (B)$ plus the contents of the carry flag from the contents of $(A)+1 \cdot (A)$, and stores the result in $(C)+1 \cdot (C)$. The carry flag changes according to the operation result.	4~9	8.65
	39	Unsigned multiplication	$\left[(A) \ U \ast (B) \rightarrow (C)+1 \cdot (C) \right]$	Multiplies the contents of (A) by the contents of (B), and stores the result in $(C)+1 \cdot (C)$ (unsigned integer calculation).	4~7	8.84
	40	Unsigned division	$\left[(A) \text{ U/ } (B) \rightarrow (C) \right]-$	Divides the contents of (A) by the contents of (B), and stores the quotient in (C), and the remainder in (C)+1 (unsigned integer operation).	4~7	9.32
	41	Unsigned double/single division	$\left[(A)+1\cdot(A) \text{ DIV } (B) \rightarrow (C) \right]$	Divides the contents of $(A)+1 \cdot (A)$ by the contents of (B) , stores the quotient in (C) , and the remainder in $(C)+1$ (unsigned integer operation).	4~7	10.4
	42Double-length multiplication and division $-\left[(A)+1\cdot(A) D^{*/}(B)+1\cdot(B) \rightarrow (C)+1\cdot(C) \right]^{-}$ Multiplies the contents of (A)+1·(A) by the contents of (B)+1·(B), and divides the contents of it by the contents of (B)+3·(B)+2, and stores the quotient in (C)+1·(C) and the remainder in (C)+3·(C)+2.43Increment $-\left[+1(A) \right]^{-}$ Increments the contents of (A) by 1.		4~8	73.3		
			2~3	3.88		
	44	Double-length increment	—[D+1 (A)+1·(A)]—	Increments the contents of $(A)+1 \cdot (A)$ by 1.	2~3	4.93
	45	Decrement	[-1 (A)]	Decrements the contents of (A) by 1.	2~3	3.88

PART 3 PROGRAMMING INFORMATION

Ladder Diagram Instructions (Function Instructions)						
Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Arithmetic operations	46	Double-length decrement	D-1 (A)+1·(A)]	Decrements the contents of (A)+1 \cdot (A) by 1.	2~3	4.93
	208	Floating point addition	$- \left[(A)+1 \cdot (A) F+ (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] - $	Adds the floating point data of (A)+1·(A) and (B)+1·(B), and stores the result in (C)+1·(C).	4	17.3
	209	Floating point subtraction	$- \left[(A)+1 \cdot (A) \text{ F- } (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] - $	Subtracts the floating point data of (B)+1·(B) from (A)+1·(A), and stores the result in (C)+1·(C).	4	17.8
	210	Floating point multiplication	$- \left[(A)+1 \cdot (A) \ F* \ (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] -$	Multiplies the floating point data of (A)+1·(A) by (B)+1·(B), and stores the result in (C)+1·(C).	4	14.5
	211	Floating point division	$- \left[(A)+1 \cdot (A) F/(B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] - $	Divides the floating point data of $(A)+1 \cdot (A)$ by $(B)+1 \cdot (B)$, and stores the result in $(C)+1 \cdot (C)$.	4	14.5
Logical operations	48	AND	$- \left[(A) \text{ AND } (B) \rightarrow (C) \right] -$	Finds the logical AND of (A) and (B) and stores it in (C).	4~7	5.81
	49	Double-length AND	$- \left[(A)+1 \cdot (A) \text{ DAND } (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] - $	Finds the logical AND of (A)+1 \cdot (A) and (B)+1 \cdot (B) and stores it in (C)+1 \cdot (C).	4~9	7.10
	50	OR	$\left[(A) \text{ OR } (B) \rightarrow (C) \right]-$	Finds the logical OR of (A) and (B) and stores in (C).	4~7	5.81
	51	Double-length OR	$- \left[(A)+1 \cdot (A) \text{ DOR } (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] -$	Finds the logical OR of (A)+1 \cdot (A) and (B)+1 \cdot (B) and stores it in (C)+1 \cdot (C).	4~9	7.10
	52	Exclusive OR	$- \left[(A) \text{ EOR } (B) \rightarrow (C) \right] -$	Finds the exclusive logical OR of (A) and (B) and stores it in (C).	4~7	5.81
	53	Double-length exclusive OR	$- \left[(A)+1 \cdot (A) \text{ DEOR } (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] - $	Finds the exclusive logical OR of (A)+1 \cdot (A) and (B)+1 \cdot (B) and stores it in (C)+1 \cdot (C).	4~9	7.10
	54	Not exclusive OR	$- \left[(A) \text{ ENR } (B) \rightarrow (C) \right] -$	Finds the negative exclusive OR of (A) and (B) and stores it in (C).	4~7	5.81
	55	Double-length Not exclusive OR	$- \left[(A) + 1 \cdot (A) \text{ DENR } (B) + 1 \cdot (B) \rightarrow (C) + 1 \cdot (C) \right] - $	Finds the negative exclusive OR of (A)+1 \cdot (A) and (B)+1 \cdot (B) and stores it in (C)+1 \cdot (C).	4~9	7.10

Ladder Diagram Instructions	(Function	Instructions)
-----------------------------	-----------	---------------

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Logical operations	57	Table AND	$- \left[(A) \text{ TAND } (n) (B) \rightarrow (C) \right] -$	Finds the logical AND of the table of size n headed by (A) and the table of size n headed by (B), and stores it in the location headed by (C).	5	27.9+0.86n
	58	Table OR	$- \left[(A) \text{ TOR } (n) (B) \rightarrow (C) \right] - $	Finds the logical OR of the table of size n headed by (A) and the table of size n headed by (B), and stores it in the location headed by (C).	5	27.9+0.86n
	59	Table exclusive OR	$\left[(A) \text{ TEOR (n) (B)} \rightarrow (C) \right]-$	Finds the exclusive OR of the table of size n headed by (A) and the table of size n headed by B), and stores it in the location headed by (C).	5	27.9+0.86n
	60	Table Not exclusive OR	$\left[(A) \text{ TENR (n) (B)} \rightarrow (C) \right]$	Finds the NOT exclusive OR of the table of size n headed by (A) and the table of size n headed by (B) and stores it in the location headed by (C).	5	27.9+0.86n
	64	Test	—[(А) TEST (В)]—	Turns the output ON if the logical AND of (A) and (B) is other than 0.	3~5	4.51
	65	Double-length test	—[(A)+1·(A) DTST (B)+1·(B)]—	Turns the output ON if the logical AND of $(A)+1 \cdot (A)$ and $(B)+1 \cdot (B)$ is other than 0.	3~7	5.62
	66	Bit file bit test	[(A) TTST (n) (B)]	Decides the ON/OFF state of the (A)th bit of the bit table size n headed by (B).	4~5	10.78
Shift	68	1 bit shift right	[SHR 1 (A)]	Shifts the data in (A) 1 bit to the right (LSB direction) and stores the result in (A). The carry flag changes according to the result.	2~3	4.94
	69	1 bit shift left	[SHL 1 (A)]	Shifts the data in (A) 1 bit to the left (MSB direction) and stores the result in (A). The carry flag changes according to the result.	2~3	5.62
	70	n bit shift right	$-\left[(A) \text{ SHR } n \rightarrow (B) \right] -$	Shifts the data in (A) n bits to the right (LSB direction) and stores the result in (B). The carry flag changes according to the result.	4~6	5.72+0.32n
	71	n bit shift left	$- \left[(A) \text{ SHL } n \rightarrow (B) \right] - $	Shifts the data in (A) n bits to the left (MSB direction) and stores the result in (B). The carry flag changes according to the result.	4~6	6.40+0.32n

Group	FUN No.	Name	Representation	Summary		Execution time required (µs)
Shift	70	m hit file n hite shift right		When (B) is a register: Takes the m-word table headed by (B), and shifts it to the right (low address direction) by the number of words indicated by (A).		17.5-0.10n+ 0.54m
	12	m bit nie n bits sniit right	V T ri (/	When (B) is a device: Takes the m-bit file headed by (B), and shifts it to the right (LSB direction) by the number of bits indicated by (A). The carry flag changes according to the result.	4~0	25.5-0.02n+ 0.07m
				When (B) is a register: Takes the m-word table headed by (B), and shifts it to the left (high address direction) by the number of words indicated by (A).	4.5	17.9-0.11n+ 0.54m
	73	m dit nië n dits sniit ient	(A) ISHL (III) → (B)	When (B) is a device: Takes the m-bit file headed by (B), and shifts it to the left (MSB direction) by the number of bits indicated by (A). The carry flag changes according to the result.	4~5	25.7-0.05n+ 0.07m
	74 Shift register $ \begin{array}{c} - \\ - \\ - \\ E \end{array} \begin{pmatrix} D & SR & Q \\ - \\ - \\ E \end{pmatrix} \begin{pmatrix} D & SR & Q \\ - \\ - \\ E \end{pmatrix} $		$ \begin{array}{c} \hline D \ SR \ Q \\ \hline S \ (n) \\ E \ (A) \end{array} $	If the enable input (E) is ON, then when the shift input (S) comes ON, the instruction takes the contents of the n devices headed by the device (A) and shifts them 1 bit to the left. The carry flag changes according to the result.	3	19.4+0.13n
	75	Bidirectional shift register	D DSR Q S (n) E L (A)	If the enable input (E) is ON, then when the shift input (S) comes ON, the instruction takes the contents of the n devices headed by the device (A) and shifts them 1 bit to the left or to the right (the shift direction depends on the state of the direction input (L)). The carry flag changes according to the result.	3	19.7+0.17n
	76	Device shift	[SFT (A)]	Takes the contents of the device ((A)-1) which immediately precedes the device (A), stores it in (A), and sets (A)-1 to 0.	2	15.4

Ladder Diagram Instructions	(Function	Instructions)
-----------------------------	-----------	---------------

Group	FUN No.	Name	Representation	Summary		Execution time required (µs)
Rotate	78	1 bit rotate right	[RTR 1 (A)]	Rotates the data in (A) 1 bit to the right (LSB direction). The carry flag changes according to the result.		5.17
	79	1 bit rotate left	[RTL 1 (A)] Rotates the data in (A) 1 bit to the left (N The carry flag changes according to the		2~3	4.98
	80	n bits rotate right	$\left[(A) \text{ RTR } n \rightarrow (B) \right]$	Rotates the data in (A) n bits to the right (LSB direction). The carry flag changes according to the result.	4~6	6.59+0.12n
	81	n bits rotate left	$- \left[(A) \operatorname{RTL} n \to (B) \right] - $	Rotates the data in (A) n bits to the left (MSB direction). The carry flag changes according to the result.	4~6	6.13+0.12n
			When (B) is a register: Takes the table of m words, heade it to the right (low address direction words specified by (A).			19.4+0.54n +0.54m
	82	m bit file n bits rotate right	—(A) TRTR (m) (B)	When (B) is a device: Takes the bit file of m bits, headed by (B), and rotates it to the right (LSB direction) by the number of bits specified by (A). The carry flag changes according to the result.	4~5	27.7+0.14n +0.07m
				When (B) is a register: Takes the table of m words, headed by (B), and rotates it to the left (high address direction) by the number of words specified by (A).		19.4+0.55n +0.54m
	83	m bit file n bits rotate left	— (A) TRTL (m) (B)	When (B) is a device: Takes the bit file of m bits, headed by (B), and rotates it to the left (MSB direction) by the number of bits specified by (A). The carry flag changes according to the result.	4~5	27.7+0.14n +0.07m
84 1 bit rotate right wit		1 bit rotate right with carry	[RRC 1 (A)]	Rotates the data in (A) 1 bit to the right (LSB direction) including the carry flag. The carry flag changes according to the result.	2~3	5.63

Group	FUN No.	Name	Representation	Summary	Number of steps required
Rotate	85	1 bit rotate left with carry	[RLC1 (A)]	Rotates the data in (A) 1 bit to the left (MSB direction) including the carry flag. The carry flag changes according to the result.	2~3
	86	n bits rotate right with carry	$\left[(A) \operatorname{RRC} n \to (B) \right]$	Rotates the data in (A) n bit to the left (LSB direction) including the carry flag, and stores the result in (B). The carry flag changes according to the result.	4~6
	87	n bits rotate left with carry	$\left[(A) \text{ RLC } n \rightarrow (B) \right]$	Rotates the data in (A) n bit to the left (MSB direction) including the carry flag, and stores the result in (B). The carry flag changes according to the result.	4~6
	00	m bit file n bits rotate right with carry m bit file n bits rotate left with		If (B) is a register: Takes the table of m words headed by (B) and rotates it to the right (low address direction) by the number of words indicated by (A). (Same as register specification in FUN82.)	4.5
	88			If (B) is a device: Takes the bit file of m bits headed by (B), including the carry flag, and rotates it to the right (LSB direction) by the number of bits indicated by (A). The carry flag changes according to the result.	4~5
				If (B) is a register: Takes the table of m words headed by (B) and rotates it to the right (high address direction) by the number of words indicated by (A). (Same as register specification in FUN83.)	4.5
	89	carry		If (B) is a device: Takes the bit file of m bits headed by (B), including the carry flag, and rotates it to the right (MSB direction) by the number of bits indicated by (A). The carry flag changes according to the result.	4~5
	90	Multiplexer	$\left[(A) \text{ MPX (n) (B)} \rightarrow (C) \right]$	Takes the contents of the (B)th register in the table of size n headed by the register (A), and stores them in the register (C).	5~6

Execution time required (µs)

4.98

5.51+0.97n

6.53+0.86n

19.4+0.52n +0.54m

30.5+0.14n +0.06m

19.4+0.55n +0.54m

34.2+0.08n +0.06m

11.7

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Rotate	91	Demultiplexer	$- \left[(A) DPX (n) (B) \rightarrow (C) \right] -$	Stores the contents of the register (A) in the (B)th register of the table of size n headed by the register (C).	5~6	10.6
	92	Table→bit transfer	$- \left[(A) TBM (n) (B) \rightarrow (C) \right]_{-}$	Takes the (B)th bit from the head of the table of size n words headed by the register (A) and stores it in the device (C).	5~6	14.9
	93	Bit→table transfer	$\left[(A) BTM (n) (B) \rightarrow (C) \right]$	Takes the contents of the device (A) and stores them in the (B)th bit of the table of size n headed by the register (C).	5~6	13.8

5. Programming Language

_adder Diagram Instructions (Function Instructions)						
Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Compare	95	Bit file comparison	$\left[(A) \text{ TCMP } (n) (B) \rightarrow (C) \right]$	Compares the register tables starting from (A) and (B), and stores the non-matching bits in (C).	5	21.6
	96	Greater than	[(A) > (B)]	Turns output ON if (A)>(B) (merger comparison).	3~5	4.51
	97	Greater than or equal	[(A) >= (B)]	Turns output ON if (A)≥(B) (merger comparison).	3~5	4.51
	98	Equal	(A) = (B)	Turns output ON if (A)=(B) (merger comparison).	3~5	4.51
	99	Not equal	[(A) <> (B)]	Turns output ON if (A)≠(B) (merger comparison).	3~5	4.51
	100	Less than	[(A)< (B)]	Turns output ON if (A)<(B) (merger comparison).	3~5	4.51
	101	Less than or equal	[(A) <= (B)]	Turns output ON if (A)≤(B) (merger comparison).	3~5	4.51
	102	Double-length greater than	[(A)+1·(A) D> (B)+1·(B)]	Turns output ON if $(A)+1 \cdot (A)>(B)+1 \cdot (B)$ (double-length integer comparison).	3~7	5.81
	103	Double-length greater than or equal	[(A)+1·(A) D>= (B)+1·(B)]	Turns output ON if $(A)+1 \cdot (A) \ge (B)+1 \cdot (B)$ (double-length integer comparison).	3~7	5.38
	104	Double-length equal	[(A)+1·(A) D= (B)+1·(B)]	Turns output ON if $(A)+1 \cdot (A)=(B)+1 \cdot (B)$ (double-length integer comparison).	3~7	5.38
	105	Double-length not equal	(A)+1·(A) D<> (B)+1·(B)]	Turns output ON if $(A)+1 \cdot (A) \neq (B)+1 \cdot (B)$ (double-length integer comparison).	3~7	5.38
	106	Double-length less than	[(A)+1·(A) D< (B)+1·(B)]	Turns output ON if (A)+1·(A)<(B)+1·(B) (double-length integer comparison).	3~7	5.81
	107	Double-length less than or equal	[(A)+1·(A) D<= (B)+1·(B)]	Turns output ON if (A)+1 · (A)≤(B)+1 · (B) (double-length integer comparison).	3~7	5.38

Ladder Dia	gram	Instructions	(Function	Instructions)

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Compare	108	Unsigned greater than	[(A) U> (B)]	Turns output ON if (A)>(B) (unsigned integer comparison).	3~5	4.51
-	109	Unsigned greater than or equal	[(A) U>= (B)]	Turns output ON if (A)≥B) (unsigned integer comparison).	3~5	4.51
	110	Unsigned equal	[(A) U= (B)]	Turns output ON if (A)=(B) (unsigned integer comparison).	3~5	4.51
	111	Unsigned not equal	[(A) U<> (B)]	Turns output ON if (A)≠B) (unsigned integer comparison).	3~5	4.51
	112	Unsigned less than	[(A) U< (B)]	Turns output ON if (A)<(B) (unsigned integer comparison).	3~5	4.51
	113	Unsigned less than or equal	[(A) U<= (B)]	Turns output ON if (A)≤B) (unsigned integer comparison).	3~5	4.51
	212	Floating point greater than	[(A)+1·(A) F> (B)+1·(B)]	Turns output ON if (A)+1·(A)>(B)+1·(B) (floating point data comparison).	3	8.64
	213	Floating point greater than or equal	[(A)+1·(A) F>= (B)+1·(B)]	Turns output ON if (A)+1·(A)≥(B)+1·(B) (floating point data comparison).	3	8.64
	214	Floating point equal	[(A)+1·(A) F= (B)+1·(B)]	Turns output ON if (A)+1 \cdot (A)=(B)+1 \cdot (B) (floating point data comparison).	3	7.57
	215	Floating point not equal	[(A)+1·(A) F<> (B)+1·(B)]	Turns output ON if (A)+1·(A)≠(B)+1·(B) (floating point data comparison).	3	7.57
	216	Floating point less than	[(A)+1·(A) F< (B)+1·(B)]	Turns output ON if (A)+1·(A)<(B)+1·(B) (floating point data comparison).	3	8.66
	217	Floating point less than or equal	[(A)+1·(A) F<= (B)+1·(B)]	Turns output ON if (A)+1·(A)≤(B)+1·(B) (floating point data comparison).	3	8.62
	1		1		1	1

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Special data processing	11/	Sat davica/ragistar		If (A) is a device: Sets device (A) to ON.	0.0	4.32
	114	Set device/register		If (A) is a register: Stores HFFFF in register (A).	2~3	2.78
-	115	Reset device/register	[RST (A)]	If (A) is a device: Sets device (A) to OFF.	2.2	4.32
				If (A) is a register: Stores 0 in register (A).	2~3	3.02
	116	Table bit set	[(A) TSET (n) (B)]	From the bit file of n words, headed by the register (B), the instruction takes the bit in the location indicated by (A) and sets it to ON.	4~5	11.3
	117	Table it reset	[(A) TRST (n) (B)]	From the bit file of n words, headed by the register (B), the instruction takes the bit in the position indicated by (A) and resets it to OFF.	4~5	11.5
	118	Set carry	[setc]	Sets the carry flag.	1	1.51
	119	Reset catty	[RSTC]	Resets the carry flag.	1	1.51
	120	Encode	[(A) ENC (n) (B)]	In the bit file of size 2 ⁿ bits headed by (A), the instruction stores the uppermost ON bit position in register (B).	3~4	23.4+3.49n
	121	Decode	[(A) DEC (n) (B)]	Takes the bit file of size 2 ⁿ bits headed by (B), sets the bit position indicated by the lower n bits of register (A) to ON, and sets all the rest to OFF.	3~4	12.8+2.98n
	122	Bit count	[(A) BC (B)]	Counts the number of ON bits in the data in (A) and stores the result in (B).	3~5	12.7
	123	Double-length bit count	[(A) DBC (B)]	Counts the number of ON bits in the double-length data in $(A)+1 \cdot (A)$ and stores the result in $(B)+1 \cdot (B)$.	3-~6	21.8

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Special data processing	124	Data search	$\left[(A) \text{ SCH (n) } (B) \rightarrow (C) \right]$	Searches through data table of n words headed by (B) for data matching the contents of (A). Stores the number of matches in (C), and stores the lowest register address of the matching registers in (C)+1.	5~6	14.9+1.1n
	125	Push	$\left[\text{ (A) PUSH (n) (B)} \rightarrow \text{(C)} \right]$	Pushes the data in (A) into the table of n words headed by (C), and increments the value of (B) by 1.	5~6	11.9+0.56n
	126	Pop last	$\left[(A) \text{ POPL } (n) (B) \rightarrow (C) \right]$	Takes out the data pushed in last to the table of n words headed by (A) and stores it in (C). Also decrements the value of (B) by 1.	5~6	13.0+0.55n
	127	Pop first	$\left[(A) \text{ POPF (n) } (B) \rightarrow (C) \right]$	Takes out from the table of n words headed by (A) the data which was pushed in first, and stores it in (C). Also decrements the value of (B) by 1.	5~6	13.8
	147	Flip-flop	[SF/FQ [R(A)]	When the set input (S) is ON, the instruction sets the device (A) to ON; when the reset input (R) is ON, it resets the device (A) to OFF. (Reset takes priority)	2	4.54
	149	Up-down counter		If the enable input (E) is ON, the instruction counts the number of times the count input (C) has come ON and stores it in the counter register (A). The selection of the count direction (increment/decrement) is made according to the state of the up/down selection input (U) (see below). ON : UP count (increment) OFF : DOWN count (decrement)	2	2.71

5. Programming Language

PART 3 PROGRAMMING INFORMATION

Ladder D	iagram	Instructions	(Function	Instructions)	
			\	/	

Group	FUN No.	Name	Representation	Summary		Number of steps required	Execution time required (µs)
Program control	128	Subroutine call	├─_ CALL N. nn]	If the input is ON, the instruction calls for the subroutine number nn.	the subroutine	2~3	11 1
	129	Subroutine return	├-[RET]-	Indicates the end of the subroutine.		1	11.1
	130	Conditional jump	[JUMP N. nn]	If the input is ON, jumps directly to the label for the label number nn. Indicates the jump destination for the conditional jump.		2~3	0.00
	136	Jump label	└── LBL (nn)			2	3.09
	132	FOR-NEXT loop (FOR)	[FOR n]	Executes the section from FOR to NE	XT repeatedly	2	7.40.0.05
-	133	FOR-NEXT loop (NEXT)		the number of times specified by n.		1	7.40+3.25n
	137	Subroutine entry		Indicates the entrance to the subroutine (number nn).		2	0.22
	140	Enable interrupt	-[=]-	Enables execution of the interrupt program.		1	23.5
	141	Disable interrupt	-[DI]	Disables execution of the interrupt pro	he interrupt program.		29.5
	142	Interrupt program end		Indicates the end of the interrupt program.		1	_
	143	Watchdog timer reset	[WDT n]	Extends the scan time over detection	time.	2	31.1
	144	Step sequence initialize	[STIZ (n) (A)]	Turns OFF the n devices headed by device (A), and turns (A) ON (activation of step sequence).		3	6.0+0.02n
	145	Step sequence input	[(A)]	Tums output ON when input is ON and device (A) is ON.	These comprise one	2	3.86
	146	Step sequence output	[(A)]	When input is ON, the instruction turns OFF the devices with step sequence input instructions on the same rung, and turns device (A) ON.	step sequence.	2	6.80+2.93n
	241	SFC initialize	[SFIZ (n) (A)]	When input is changed from OFF to C instruction resets the n steps from the and activates step (A) (activation of S	DN, the SFC step (A), FC).	3	8.34+0.06n

User's manual - Functions 225

226 V series S2E

Ladder Diagram Instructions (Function Instructions)

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
RAS	150	Diagnostic display	[DIAG (A) (B)]	When input has changed from OFF to ON, the instruction records the error code indicated by (A) in the special register, and turns ON the corresponding annunciator relay. The error messages (max 12 characters) recorded in the register tables headed by (B) can be monitored on the peripheral devices.	3~4	13.1+0.02n
	151	Diagnostic display reset	[diar (A)]	Erases the error code (A) from the error code list recorded by the diagnostic display instruction (FUN150) and from the annunciator relay.	2~3	7.69+1.57n
	152	Status latch set	[stls]	Takes the devices/registers (max 32) set by the programmer and stores them in the latch area.	1	197.5+7.3n
	153	Status latch reset	-[STLR]	Cancels the state of the status latch.	1	29.0
154 Set		Set calendar	[(A) CLND]	Takes the 6 words of data headed by the register (A) and sets them in the calendar LSI (date and time setting).	2	193.0
	155	Calendar operation	[(A) CLDS (B)]	Subtracts the 6 words of date and time data headed by (A), from the current date and time, and stores the result in the 6 words starting with (B).	3	231.4
Function	158	Drum sequencer	$\left[(A) DRUM (n) (B) \rightarrow C (m) \right]-$	Compares the count value (B) with the count value setting table ((A)+2n onwards), then decides the step number and stores it in (B)+1. Using the data output pattern table (A), the instruction looks up the output pattern corresponding to this step number and outputs it to the bit table (C).	6	19.7+0.02m
	159	Cam sequencer	$\left[(A) CAM (n) (B) \rightarrow (C) \right]$	Compares the register (B) with the activation and deactivation setting value for table (A), and carries out ON/OFF control on the corresponding devices.	5	11.8+5.54n
	160	Upper limit	$- \left[(A) \text{ UL } (B) \rightarrow (C) \right] -$	Applies an upper limit to the contents of (A) using the value of (B), and stores the results in (C).	4~7	6.05

5. Programming Language

PART 3 PROGRAMMING INFORMATION

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Function	161	Lower limit	$\left[(A) \text{ LL } (B) \rightarrow (C) \right]$	Applies a lower limit to the contents of (A), using the value of (B), and stores the results in (C).	4~7	6.05
	162	Maximum value	[(A) MAX (n) (B)]	Searches the n-word data table headed by (A) for the maximum value, stores the maximum value in (B), and stores the pointer with the maximum value in (B)+1.	4	10.6+0.86n
	163	Minimum value	[(A) MIN (n) (B)]	Searches the n-word data table headed by (A) for the minimum value, stores the minimum value in (A), and stores the pointer with the minimum value in (B)+1.	4	10.6+0.97n
	164	Average value	[(A) AVE (n) (B)]	Calculates the average value for the n-word data table headed by (A), and stores it in (B).	4	11.7+1.23n
	165	Function generator	$\left[(A) FG (n) (B) \rightarrow (C) \right]$	Using the function defined by the 2x n parameters headed by (B), finds the function value which takes the contents of (A) as its argument, and stores it in (C).	5~7	12.2+1.37n
	166	Dead band	$\left[(A) \text{ DB } (B) \rightarrow (C) \right]$	Finds the value which gives the dead band indicated by (B) for the contents of (A), and stores it in (C).	4~7	7.34
	167	Square root	$\left[(A)+1\cdot(A) \text{ RT} \rightarrow (B) \right]-$	Finds the square root of the double-length data $(A)+1 \cdot (A)$, and stores it in (B).	3~6	96.3
	168	Integral	$\left[(A) \text{ INTG } (B) \rightarrow (C) \right]-$	Calculates the integral for the value of (A) from the integral constant for (B)+1 \cdot (B), and stores the result in (C)+1 \cdot (C).	4~7	21.2
	169	Ramp function	$\left[(A) \text{ RAMP } (B) \rightarrow (C) \right]$	Generates the ramp function for the value of (A) by the parameters starting with (B), and stores it in (C).	4~7	14.7
	170	PID	$\left[(A) \text{ PID } (B) \rightarrow (C) \right]-$	Carries out the PID calculation for the value of (A) by the parameters starting with (B), and stores it in (C).	4	21.3
	171	Deviation square PID	$\left[(A) \text{ PID2 } (B) \rightarrow (C) \right]-$	Carries out the deviation square PID calculation for the value of (A) using the parameters starting with (B), and stores it in (C).	4	30.3
-	156	Essence succession PID	$\left[(A) \text{ PID3 } (B) \rightarrow (C) \right]-$	Imperfect differentiating early type PID calculation for the value of (A) using the parameters starting with (B), and stores it in (C).	4	-
	172	Sine function (SIN)	[(A) SIN (B)]	Stores in (B) the value obtained by taking the angle (degree) obtained by dividing the value of (A) by 100 and multiplying its sine value by 10000.	3~5	17.9
	173	Cosine function (COS)	[(A) COS (B)]	Stores in (B) the value obtained by taking the angle (degree) obtained by dividing the value of (A) by 100 and multiplying its cosine value by 10000.	3~5	18.5

5. Programming Language

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Function	174	Tangent function (TAN)	[(A) TAN (B)]	Stores in (B) the value obtained by taking the angle (degree) obtained by dividing the value of (A) by 100 and multiplying its tangent value by 10000.	3~5	5.09
	175	Arc sine function (SIN ⁻¹)	[(A) ASIN (B)]	Divides the value of (A) by 10000, multiplies the arc sine value by 100, then stores it in (B).	3~5	5.57
	176	Arc cosine function (COS ⁻¹)	[(A) ACOS (B)]	Divides the value of (A) by 10000, multiplies the arc cosine value by 100, then stores it in (B).	3~5	6.05
	177	Arc tangent function (TAN ⁻¹)	(A) ATAN (B)]	Divides the value of (A) by 10000, multiplies the arc tangent value by 100, then stores it in (B).	3~5	230.7
	178	Exponential function	[(A) EXP (B)+1·(B)]	Finds the exponential of $1/1000$ of the absolute value of (A) and stores it in (B)+1·(B).	3~5	203.1
	179	Logarithm	[(A) LOG (B)]	Calculates the common logarithm of the absolute value of (A), multiplies it by 1000 and stores the result in (B).		260.7
Conversion	62	HEX \rightarrow ASCII conversion	(A) HTOA (n) (B)]	The HEX data stored in the n-word register of headed by (A) is converted into ASCII data, and it stores it since (B).	4	192+90.6n
	63	$ASCII \to HEX \text{ conversion}$	[(A) ATOH (n) (B)]	The ASCII data stored in the n-word register of headed by (A) is converted into HEX data, and it stores it since (B).	4	171+47.3n

5. Programming Language

PART 3 PROGRAMMING INFORMATION

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Conversion	180	Absolute value	—[(A) ABS (B)]—	Stores the absolute value of (A) in (B).		4.51
	181	Double-length absolute value	[(A)+1·(A) DABS (B)+1·(B)]	Stores the absolute value of $(A)+1 \cdot (A)$ in $(B)+1 \cdot (B)$.	3~6	5.18
	182	2's complement	[(A) NEG (B)]	Stores the 2's complement of (A) in (B).	3~5	4.32
	183 Do 184 Do 185 7-s	Double-length 2's complement	[(A)+1·(A) DNEG (B)+1·(B)]	Stores the 2's complement of (A)+1 \cdot (A) in (B)+1 \cdot (B).	3~6	5.62
		Double-length conversion	[(A) DW (B)+1·(B)]	Converts the signed data in (A) into double-length data, and stores in (B)+1 \cdot (B).	3~5	4.94
		7-segment decode	[(A) 7 SEG (B)]	Converts the 4 bits of (A) into 7-segment code, and stores in (B).	3~5	4.51
	186	ASCII conversion	[(A) ASC (B)]	Takes the alphanumerics (maximum 16 characters) indicated by (A) and converse them into ASCII code. Stores the result in the location headed by (B).	3~10	11.1+0.39n
	188	Binary conversion	[(A) BIN (B)]	Converts the BCD data in (A) into binary data and stores it in (B).	3~5	16.6
	189	Double-length binary conversion	[(A)+1·(A) DBIN (B)+1·(B)]	Converts the double-length BCD data in (A)+1·(A) into binary data and stores it in (B)+1·(B).	3~6	39.1
	190	BCD conversion	[(A) BCD (B)]	Converts the binary data in (A) into BCD data and stores it in (B).	3~5	16.6
	191	Double-length BCD conversion	[(A)+1·(A) DBCD (B)+1·(B)]	Converts the binary data in $(A)+1 \cdot (A)$ into BCD data and stores it in $(B)+1 \cdot (B)$.	3~6	16.2
	204	Floating point conversion	[(A)+1·(A) FLT (B)+1·(B)]	Converts the double-length integer of $(A)+1 \cdot (A)$ into floating point data and stores it in $(B)+1 \cdot (B)$.	3~5	6.04
	205	Fixed point conversion	[(A)+1·(A) FIX (B)+1·(B)]	Converts the floating point data of $(A)+1 \cdot (A)$ intod ouble-length integer data and stores it in $(B)+1 \cdot (B)$.	3	6.04
	206	Floating point absolute value	[(A)+1·(A) FABS (B)+1·(B)]	Stores the absolute value of floating point data of $(A)+1 \cdot (A)$ in $(B)+1 \cdot (B)$.	3	5.40
	207	Floating point sign inversion	(A)+1·(A) FNEG (B)+1·(B)]	Stores the sign inversion data of floating point data of $(A)+1 \cdot (A)$ in $(B)+1 \cdot (B)$.	3	5.62

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
BCD operation	192	BCD addition	$ \left[(A) B + (B) \rightarrow (C) \right]$	Carries out BCD addition of the contents of (A) and (B), and stores the result in (C).	4~7	30.3
	193	BCD subtraction	$- \left[(A) \text{ B- } (B) \rightarrow (C) \right] -$	Subtracts the contents of (B) from the contents of (A) in BCD, and stores the result in (C).	4~7	30.3
	194	BCD multiplication	$\left[(A) B \ast (B) \rightarrow (C) + 1 \cdot (C) \right]$	Multiplies the contents (A) and (B) together in BCD, and stores the result in $(C)+1\cdot(C)$.	4~7	47.6
	195	BCD division	$-\left[(A) B/(B) \rightarrow (C) \right] - $ Divides the contents of (A) by the contents of (B) in BCD, and stores the quotient in (C) and the remainder in (C)+1.		4~7	41.8
	196	Double-length BCD addition	$- \left[(A)+1 \cdot (A) \text{ DB+ } (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] -$	1.(C) $-$ Adds the contents of (B)+1.(B) to the contents of (A)+1.(A) in BCD, and stores the result in (C)+1.(C).		56.2
	197	Double-length BCD subtraction	$- \left[(A)+1 \cdot (A) \text{ DB- } (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] - $	Subtracts the contents of (B)+1·(B) from the contents of (A)+1·(A) in BCD, and stores the result in (C)+1·(C).	4~9	56.2
	198	Double-length BCD multiplication	$\left[(A)+1\cdot(A) \text{ DB} \ast (B)+1\cdot(B) \rightarrow (C)+1\cdot(C) \right] -$	Multiplies the contents of $(A)+1 \cdot (A)$ by the contents of $(B)+1 \cdot (B)$ in BCD, and stores the result in $(C)+3 \cdot (C)+2 \cdot (C)+1 \cdot (C)$.	4~9	128.3
	199	Double-length BCD division	$\left[\text{ (A)+1·(A) DB/ (B)+1·(B)} \rightarrow \text{ (C)+1·(C)} \right]$	Divides the contents of $(A)+1 \cdot (A)$ by the contents of $(B)+1 \cdot (B)$ in BCD, and stores the quotient in $(C)+1 \cdot (C)$ and the remainder in $(C)+3 \cdot (C)+2$.	4~9	103.3
	200	BCD addition with carry	$\left[(A) \text{ B+C } (B) \rightarrow (C) \right]$	Adds (B) plus the contents of the carry flag to (A) in BCD, and stores the result in (C). The carry flag changes according to the operation result.	4~7	31.1
	201	BCD subtraction with carry	$- \left[(A) \text{ B-C } (B) \rightarrow (C) \right] -$	Subtracts (B) plus the contents of the carry flag from (A) in BCD, and stores the result in (C). The carry flag changes according to the operation result.	4~7	31.3
	202	Double-length BCD addition with carry	$- \left[(A)+1 \cdot (A) \text{ DB+C } (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] -$	Adds the contents of $(B)+1 \cdot (B)$, plus the contents of the carry flag, to $(A)+1 \cdot (A)$ in BCD, and stores the result in $(C)+1 \cdot (C)$. The carry flag changes according to the operation result.	4~9	56.8
	203	Double-length BCD subtraction with carry	$\left[(A)+1\cdot(A) \text{ DB-C } (B)+1\cdot(B) \rightarrow (C)+1\cdot(C) \right] -$	Subtracts (B)+1·(B) plus the contents of the carry flag from (A)+1·(A) in BCD, and stores the result in (C)+1·(C). The carry flag changes according to the operation result.	4~9	57.7

PART 3 PROGRAMMING INFORMATION

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Real functions	218	Floating point upper limit	$- \left[(A)+1 \cdot (A) \text{ FUL } (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] - $	Applies the upper limit to the floating point data $(A)+1\cdot(A)$ using $(B)+1\cdot(B)$, and stores the result in $(C)+1\cdot(C)$.	4	10.2
	219Floating point lower limit $[(A)+1\cdot(A) FLL(B)+1\cdot(B) \rightarrow (C)+1\cdot(C)]$ Applies the lower limit to the floating point data (A)+1·(A) using (B)+1·(B), and stores the result in (C)+1·(C).		4	10.2		
	220	Floating point dead band	$- \left[(A)+1 \cdot (A) \text{ FDB } (B)+1 \cdot (B) \rightarrow (C)+1 \cdot (C) \right] -$	Finds the floating point data which gives the dead band by (B)+1·(B) for (A)+1·(A), and stores it in (C)+1·(C).	4	24.8
	221	Floating point square root	[(A)+1·(A) FRT (B)+1·(B)]	Finds the square root of the floating point data $(A)+1\cdot(A)$, and stores it in $(B)+1\cdot(B)$.	3	65.2
	222	Floating point PID	$\left[(A)+1\cdot(A) \text{ FPID } (B)+1\cdot(B) \rightarrow (C)+1\cdot(C) \right]$	Carries out the PID calculation for the floating point data (A)+1·(A) using parameters starting with (B)+1·(B), and stores it in (C)+1·(C).	4	242.4
	223	Floating point deviation square PID	[(A)+1·(A) FPID2 (B)+1·(B)→(C)+1·(C)]	Carries out the deviation square PID calculation for the floating point data (A)+1·(A) using parameters starting with (B)+1·(B), and stores it in (C)+1·(C).	4	261.0
	232	Floating point essence succession PID	(A)+1·(A) FPID3 (B)+1·(B)→(C)+1·(C)]	Imperfect differentiating early type PID calculation for the floating point data (A)+1·(A) using the parameters starting with (B)+1·(B), and stores it in (C)+1·(C).	4	-
	224	Floating point sine (SIN)	[(A)+1·(A) FSIN (B)+1·(B)]	Finds the sine for the floating point data of (A)+1·(A), and stores it in (B)+1·(B).	3	154.9
	225	Floating point cosine (COS)	[(A)+1·(A) FCOS (B)+1·(B)]	Finds the cosine for the floating point data of $(A)+1\cdot (A)$, and stores it in $(B)+1\cdot (B)$.	3	178.2
	226	Floating point tangent (TAN)	[(A)+1·(A) FTAN (B)+1·(B)]	Finds the tangent for the floating point data of $(A)+1\cdot (A)$, and stores it in $(B)+1\cdot (B)$.	3	311.4
	227	Floating point arc sine (SIN ⁻¹)	(A)+1·(A) FASIN (B)+1·(B)]	Finds the arc sine for the floating point data of $(A)+1\cdot(A)$, and stores it in $(B)+1\cdot(B)$.	3	256.8
	228	Floating point arc cosine (COS ⁻¹)	(A)+1·(A) FACOS (B)+1·(B)]	Finds the arc cosine for the floating point data of $(A)+1\cdot(A)$, and stores it in $(B)+1\cdot(B)$.	3	266.4

5. Programming Language

Ladder Diagram	Instructions	(Function	Instructions)
		\	

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Real functions	229	Floating point arc tangent (TAN ⁻¹)	[(A)+1·(A) FATAN (B)+1·(B)]	Finds the arc tangent for the floating point data of $(A)+1 \cdot (A)$, and stores it in $(B)+1 \cdot (B)$.	3	228.0
	230	Floating point exponential	[(A)+1·(A) FEXP (B)+1·(B)]	Finds the exponential of the floating point data of $(A)+1 \cdot (A)$, and stores it in $(B)+1 \cdot (B)$.	3	169.3
	231	Floating point logarithm	[(A)+1·(A) FLOG (B)+1·(B)]	Calculates the common logarithm of the floating point data of (A)+1·(A), and stores it in (B)+1·(B).	3	248.4
Input/output	235	Direct I/O	[I/O (n) (A)]	For the n words registers headed by the input/output register (A), the instruction carries out input/output of data from/to the corresponding I/O module.	3	Dependent on the target
	236	Expanded data transfer	$\left[(A) \text{ XFER } (B) \rightarrow (C) \right]$	Transfers the word block of size (B) from the transfer source indirectly specified by the register (A) to the transfer destination indirectly specified by the register (C).	4	Dependent on the target
	237	Special module data read	$\left[(A) \text{ READ } (B) \rightarrow (C) \right]$	Carries out data transfer from the memory in the special module to the user area.	4~5	Dependent on the target
	238	Special module data write	$\left[(A) \text{ WRITE } (B) \rightarrow (C) \right]$	Transfers the contents of the user register area to the memory in the special module.	4~5	Dependent on the target
	239	Data transmission	[(A) SEND (B)]	Data is transmitted by way of the network according to the transmission parameter, and the completion status is stored.	3	Dependent on the target
	240	Data reception	[(A) RECV (B)]	It receives the data by way of the network according to the transmission parameter, and the completion status is stored.	3	Dependent on the target

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
SFC initialize		SFC initialize	Nxx V (A) nnnn	When the device (A) has changed from OFF to ON, the instruction in activates the nnnn steps of the succeeding SFC program, and activates the initial step (SFC activation).	4	237.0
SFC step		Initial step	ssss	Indicates the start of the SFC program and contains action program which correspond on a one-to-one basis. ssss is the step number.	2 (excluding action)	3.78
		Step	ssss	This is the single unit of control. It contains action program which correspond on a one-to-one basis. ssss is the step number.	1 (excluding action)	1.44
		End step	ssss 🔳	Indicates the end of the SFC program. Returns processing to the corresponding initial step when the immediately preceding transition condition comes true. ssss is the initial step number.	2	1.51
		Macro step	ssss M	Corresponds on a one-to-one basis to the macro program indicated by mmm. ssss is the step number, and mmm is the macro number.	3	4.75
		Wait step	(T) (T) (T)	Even if the immediately preceding transition condition comes true, this instruction does not carry out the transition until the set period has elapsed. It has action program which correspond on a one-to-one basis. ssss is the step number, (T) is the timer register, and xxxx is the set period.	4 (excluding action)	4.57
		Alarm step	SSSS A (T) A xxxx (A)	Monitors the active period, and if the transition has not been made within the set period, sets the alarm device (A) to ON. Contains action program which correspond on a one-to-one basis. ssss is the step number, (T) is the timer register, and xxxx is the set period.	5 (excluding action)	5.18

SFC Instructions

5. Programming Language

SFC Instructions

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time required (µs)
Transition		Transition		Indicates the condition for transition between steps. Contains transition condition which correspond on a one-to-one basis.	1 (excluding condition)	2.69
		SFC End	@1111	Indicates the end of SFC program. Jumps to the label indicated by 1111 when the transition condition comes true. Contains transition condition which correspond on a one-to-one basis.	2 (excluding condition)	3.13
		SFC Jump	@IIII <	Indicates jump to desired step. Jumps to the label indicated by till when the condition comes true. Contains jump condition which correspond on a one-to-one basis.	5 (excluding condition)	3.85
		Macro end	E	Indicates the end of the macro program. Contains transition condition which correspond on a one-to-one basis.	2 (excluding condition)	3.13
Label		SFC label	@1111 >	Indicates the return destination from the SFC end, or the jump destination from the SFC jump.	2	5.28
		Macro entry	mmm M	Indicates start of macro program.	1	1.20

5. Programming Language

PART 3 PROGRAMMING INFORMATION

Group	FUN No.	Name	Representation	Summary	Number of steps required	Execution time requirec (µs)
Sequence selection		Sequence selection Divergence (I)	+	From among several connected steps, activates the step for which the transition condition comes true (left priority).		3.10
		Sequence selection Divergence (II)			2xn-1 n is the branch count	3.10
		Sequence selection Divergence (III)			(Excluding transitions, steps, and individual details within the branch)	2.77
		Sequence selection Convergence				0.11
Simultaneous sequences		Simultaneous sequences Divergence (I)		Activates all the connected steps.		0.11
		Simultaneous sequences Divergence (II)			n+3	0.11
		Simultaneous sequences Divergence (III)			n is the branch count (Excluding transitions, steps, and individual details within the branch)	0.11
		Simultaneous sequences Convergence (I)				2.48
		Simultaneous sequences Convergence (II)				4.22

FUN No.	Name		Execution time required (μ s)
10	MOV	Register \rightarrow Register	0.65
18	MOV	Constant \rightarrow Register	3.67
27		Register + Register	1.08
21	+	Constant + Constant	5.21
20		Register - Register	1.08
20	-	Constant - Constant	5.23
20	÷	Register * Register	1.30
29	Ф	Constant * Constant	7.37
20	1	Register / Register	5.51
30	1	Constant / Constant	10.9
225	I/O	Basic unit base	10.5+6.95n
233		Expansion unit base	14.1+7.05n
		Register \rightarrow Register	99.3+1.30n
	XFER	Register \rightarrow Flash Memory	3132.3+0.7n
		Flash Memory \rightarrow Register	98.1+1.25n
236		Register \rightarrow S20(G2 basic)	186.96+5.18n
		S20(G2 basic) \rightarrow Register	278.16+5.28n
		Register \rightarrow S20(G2 expansion)	177.36+5.64n
		S20(G2 expansion) \rightarrow Register	268.56+5.76n
227	PEAD	S20(G2 basic) \rightarrow Register	148.56+5.0n
231	READ	S20(G2 expansion) \rightarrow Register	153.36+5.38n
228		Register \rightarrow S20(G2 basic)	153.36+5.0n
200	WKIIE	Register \rightarrow S20(G2 expansion)	153.36+5.24n

PART 4 TRANSMISSION FUNCTION

1.1

Overview This chapter explains the support of TOSLINE-S20 (G2I/O type : SN621,SN622).

The part that functionally was changed, and added with S2E is described. Please refer to the outline book on TOSLINE-S20 for a basic function.

- (1) Scan data memory access G2I/O TOSLINE-S20 1k words Synchronous mode
 - XFER instruction
 The XFER instruction is unconditionally accessed without
 distinguishing the DPM access distinguishing the DPM access
 permission flag for TOSLINE-S20.
 Please execute the XFER instruction after distinguishing the DPM
 access permission flag by the READ instruction, and make it to the
 program that sets the DPM access permission flag by the WRITE
 instruction.
 - GLOBAL specification
 The GLOBAL specification for TOSLINE-S20 is a prohibition.
 When GLOBAL is specified, it operates of the LINK specification.
- (2) TOSLINE-S20 RAS Information

TOSLINE-S20 information (Online map, Standby map, Scan healthy map) is regularly updated to the scan healthy map reading area (SW128 to SW255).

(3) Module Error

It sets in S000E under the OR condition of 2 TOSLINE-S20, and it resets it by the recovery.

1.2

Function specification A change and an additional part of each function are described.

1.2.1 Scan data transfer

Item	S2E	S2T
The number that can be mounted	2 G2I/O TOSLINE-S20	2 Station bus TOSLINE-S20 (including S20LP)
Corresponding model	SN621/SN622	SN625/SN626/SN627
Link register	2k words (W0000 - W2047)	The same left.
	16000 points (Z0000 - Z999F)	
Scan healthy map	SW128 - SW191 (correspond to W0000 - W1023) SW192 - SW255 (correspond to W1024 - W2047)	The same left.
Network assignment	Block 1 - 16 (correspond to W0000 - W1023) Block 17 - 32 (correspond to W1024 - W2047)	The same left.

The use register list when 2 G2I/O TOSLINE-S20 is used is shown.

СН	Link register	Station status	Online map	Standby map	Scan healthy map	Network assignment Block
CH1	W0000 - W1023	SW110	SW112 - SW115	SW120 - SW123	SW128 - SW191	1 to 16
CH2	W1024 - W2047	SW111	SW116 - SW119	SW124 - SW127	SW192 - SW255	17 to 32



Though the number of the scanning transmission support is 2, it can access since the third by the READ/WRITE instruction. In the XFER instruction, the scanning start and the DPM access permission set are done by the WRITE instruction.

1.2.2 FUN236 (XFER) Expanded data transfer

Transfer object	Туре	Leading address	Bank / CH	Remarks
G2I/O S20	H10	0 to 1023	1 or 2	It is the same as G3I/O S20.

The XFER instruction is unconditionally accessed without distinguishing the DPM access distinguishing the DPM access permission flag for TOSLINE-S20.

Please execute the XFER instruction after distinguishing the DPM access permission flag by the READ instruction, and make it to the program that sets the DPM access permission flag by the WRITE instruction.

1.2.3 READ / WRITE INSTRUCTION

The specification of the READ/WRITE instruction is shown.

Expanded memory	Mounting module			
address	16k words type	352 words type		
H0000 - H015F	Expanded memory area	Error		
H0160 - H3FFF	16k words access	⊂rror		
H4000 - H7FFF	Error	Error		
H8000 - H815F		Expanded memory area 352 words access		
H8160 - HBFFF	Error	Error		
HC000 - HC15F	Elloi	Expanded memory area 352 words access		
HC160 - HDFFF		Error		
HE000 - HFFFF	Er	ror		

Please refer to the manual of a special module used for details.

TOSHIBA

TOSHIBA INTERNATIONAL (EUROPE) LTD.

1 Roundwood Avenue Stockley Park, Uxbridge Middlesex, UB11 1AR, ENGLAND Tel: 0181 848 4466 Fax: 0181 848 4969 Tlx: 265062 TSB LDN G Cable: Toshibatic London.

TOSHIBA INTERNATIONAL CORPORATION

Industrial Equipment Division 13131 West Little York Road Houston, Texas 77041, U.S.A. Tel: 713-466-0277 1-800-231-1412 Telex: 762078

TOSHIBA INTERNATIONAL CORPORATION PTY. LTD.

Unit 1, 9 Orion Road, Lane Cove N.S.W. 2066, AUSTRALIA Tel: 02-428-2077 Telex: AA25192

TOSHIBA CORPORATION

Industrial Equipment Department 1-1, Shibaura 1-chome, Minato-ku Tokyo 105, JAPAN Tel: 03-3457-4900 Cable: TOSHIBA TOKYO



model 2000 Sequence Controller S2E User's Manual - Functions -