# AT91SAM9260 Microcontroller Schematic Check List

#### 1. Introduction

This application note is a schematic review check list for systems embedding the Atmel® ARM® Thumb®-based AT91SAM9260 microcontroller.

It gives requirements concerning the different pin connections that must be considered before starting any new board design and describes the minimum hardware resources required to quickly develop an application with the AT91SAM9260. It does not consider PCB layout constraints.

It also gives advice regarding low-power design constraints to minimize power consumption.

This application note is not intended to be exhaustive. Its objective is to cover as many configurations of use as possible.

The Check List table has a column reserved for reviewing designers to verify the line item has been checked.



# AT91 ARM Thumb-based Microcontrollers

## **Application Note**





#### 2. Associated Documentation


Before going further into this application note, it is strongly recommended to check the latest documents for the AT91SAM9260 microcontroller on Atmel's Web site.

Table 2-1 gives the associated documentation needed to support full understanding of this application note.

**Table 2-1.** Associated Documentation

| Information  | Document Title   |
|--|--|
| User Manual Electrical/Mechanical Characteristics Ordering Information Errata              | AT91SAM9260 Product Datasheet  |
| Internal architecture of processor ARM/Thumb instruction sets Embedded in-circuit-emulator | ARM9EJ-S <sup>™</sup> Technical Reference Manual<br>ARM926EJ-S <sup>™</sup> Technical Reference Manual |
| Evaluation Kit User Guide  | AT91SAM9260-EK Evaluation Board User Guide   |
| Using SDRAM on AT91SAM9 Microcontrollers   | Using SDRAM on AT91SAM9 Microcontrollers   |
| NAND Flash Support in AT91SAM9 Microcontrollers  | NAND Flash Support in AT91SAM9 Microcontrollers  |

#### 3. Schematic Check List



| $\square$ | Signal Name Recommended Pin Connection |  | Description  |  |
|-----------|--|--|--|--|
|           |  | 1.65V to 1.95V   | Powers the device.   |  |
|           | VDDCORE                                | Decoupling/Filtering capacitors<br>(100 nF and 10µF) <sup>(1)(2)</sup> | Decoupling/Filtering capacitors must be added to improve startup stability and reduce source voltage drop. |  |
|           | VDDPLL                                 | 1.65V to 1.95V<br>Decoupling capacitor (100 nF) <sup>(1)(2)</sup>      | Powers the PLL cells and the Main Oscillator.  |  |
|           | VDDBU                                  | 1.65V to 1.95V<br>Decoupling capacitor (100 nF) <sup>(1)(2)</sup>      | Powers the Backup I/O lines (Slow Clock Oscillator and a part of the System Controller).                   |  |





| Ø | ☑ Signal Name Recommended Pin Connection |  | Description  |
|---|--|--|--|
|   |  |  | Powers External Bus Interface I/O lines.   |
|   | VDDIOM <sup>(3)</sup>                    | 1.65V to 1.95V or 3.0V to 3.6V Decoupling/Filtering capacitors (100 nF and 10µF) <sup>(1)(2)</sup> | Dual voltage range supported.  The voltage ranges are selected by programming the VDDIOMSEL bit in the EBI_CSA register.  At power-up, the selected voltage is 3.3V nominal, and power supply pins can accept either 1.8V or 3.3V.  Decoupling/Filtering capacitors must be added to improve startup stability and reduce source voltage drop. |
|   | VDDIOP0 <sup>(3)</sup>                   | 3.0V to 3.6V  Decoupling/Filtering capacitors  (100 nF and 10µF) <sup>(1)(2)</sup>                 | Powers Peripheral I/O lines and USB transceivers.  Decoupling/Filtering capacitors must be added to improve startup stability and reduce source voltage drop.  |
|   | VDDIOP1 <sup>(3)</sup>                   | 1.65V to 3.6V  Decoupling/Filtering capacitors  (100 nF and 10µF) <sup>(1)(2)</sup>                | Powers Peripheral I/O lines involving the Image Sensor Interface (ISI).  Decoupling/Filtering capacitors must be added to improve startup stability and reduce source voltage drop.  |
|   | VDDANA                                   | 3.0V to 3.6V  Decoupling capacitor (100 nF) <sup>(1)(2)</sup> Application Dependent.               | Powers the Analog to Digital Converter (ADC).  |
|   | GND                                      | Ground   | GND pins are common to VDDCORE, VDDIOM, VDDIOP0 and VDDIOP1 pins. GND pins should be connected as shortly as possible to the system ground plane.  |
|   | GNDBU                                    | Backup Ground  | GNDBU pin is provided for VDDBU pin.  GNDBU pin should be connected as shortly as possible to the system ground plane.   |
|   | GNDPLL                                   | PLL and Main Oscillator Ground   | GNDPLL pin is provided for VDDPLL pin. GNDPLL pin should be connected as shortly as possible to the system ground plane.   |
|   | GNDANA                                   | Analog Ground  | GNDANA pin is provided for VDDANA pin. GNDANA pin should be connected as shortly as possible to the system ground plane.   |

| Ø | Signal Name   | Recommended Pin Connection  | Description   |  |  |
|---|---|---|---|--|--|
|   | Clock, Oscillator and PLL                           |   |   |  |  |
|   | XIN<br>XOUT<br>Main Oscillator<br>in<br>Normal Mode | Crystals between 3 and 20 MHz  Capacitors on XIN and XOUT (crystal load capacitance dependent)  1 kOhm resistor on XOUT only required for crystals with frequencies lower than 8 MHz. | Crystal Load Capacitance to check (C <sub>CRYSTAL</sub> ).  AT91SAM9260  XIN  XOUT  GNDPLL  CCRYSTAL  1K  CCRYSTAL  1K  CCRYSTAL  17.5 pF, external capacitors are required: CLEXT = 12 pF.  Refer to the electrical specifications of the AT91SAM9260 datasheet. |  |  |
|   | XIN<br>XOUT<br>Main Oscillator<br>in<br>Bypass Mode | XIN: external clock source<br>XOUT: can be left unconnected   | 1.8V Square wave signal (VDDPLL)  External Clock Source up to 50 MHz  Duty Cycle: 40 to 60%  Refer to the electrical specifications of the AT91SAM9260 datasheet.   |  |  |





| $\square$ | Signal Name                                 | Recommended Pin Connection  | Description  |  |  |
|-----------|---|---|--|--|--|
|           | XIN32<br>XOUT32<br>Slow Clock<br>Oscillator | 32.768 kHz Crystal  Capacitors on XIN32 and XOUT32 (crystal load capacitance dependent) | Crystal Load Capacitance to check (C <sub>CRYSTAL32</sub> ).  AT91SAM9260  XIN32  C <sub>CRYSTAL32</sub> Example: for an 32.768 kHz crystal with a load capacitance of C <sub>CRYSTAL32</sub> = 12.5 pF, external capacitor are required: C <sub>LEXT32</sub> = 17pF.  Refer to the electrical specifications of the AT91SAM926 datasheet. |  |  |
|           | PLLRCA                                      | Second-order filter  Can be left unconnected if PLL not used.                           | See the Excel spreadsheet:  "ATMEL_PLL_LFT_Filter_CALCULATOR_AT91_xxx.zip" (available in the software files on the Atmel Web site) allowing calculation of the best R-C1-C2 component values for the PLL Loop Back Filter.  PLLRC PLL R, C1 and C2 must be placed as close as possible to the pins.  |  |  |
|           | OSCSEL                                      | Application dependent.  | Slow Clock Oscillator Selection.  Must be tied to V <sub>VDDBU</sub> to select the external 32,768 Hz crystal.  Must be tied to GNDBU to select the on-chip RC oscillator.   |  |  |

# Application Note

| Signal Name  | Recommended Pin Connection  | Description   |  |  |
|--|---|---|--|--|
|  | ICE and JTAG <sup>(</sup>   | 4)  |  |  |
| TCK  | Pull-up (100 kOhm) <sup>(1)</sup>   | This pin is a Schmitt trigger input.<br>No internal pull-up resistor.   |  |  |
| TMS  | Pull-up (100 kOhm) <sup>(1)</sup>   | This pin is a Schmitt trigger input.<br>No internal pull-up resistor.   |  |  |
| TDI  | Pull-up (100 kOhm) <sup>(1)</sup>   | This pin is a Schmitt trigger input.<br>No internal pull-up resistor.   |  |  |
| TDO  | Floating  | Output driven at up to V <sub>VDDIOP0</sub>   |  |  |
| RTCK   | Floating  | Output driven at up to V <sub>VDDIOP0</sub>   |  |  |
| NTRST  | Can be left unconnected.  It is strongly recommended to tie this pin to V <sub>DDIOP0</sub> in harsh <sup>(5)</sup> environments.         | Internal pull-up resistor to V <sub>VDDIOP0</sub> (100 kOhm).   |  |  |
| JTAGSEL  | Can be left unconnected for normal operations.  It is strongly recommended to tie this pin to GNDBU in harsh <sup>(5)</sup> environments. | Internal pull-down resistor to GNDBU (15 kOhm).  Must be tied to V <sub>VDDBU</sub> to enter JTAG Boundary Scan.  |  |  |
| Reset/Test   |   |   |  |  |
| NRST   | Application dependent.  Can be connected to a push button for hardware reset.   | NRST is configured as an output at power up.  NRST is controlled by the Reset Controller (RSTC).  An internal pull-up resistor to V <sub>VDDIOP0</sub> (100 kOhm) is available for User Reset and External Reset control. |  |  |
| TST  | Can be left unconnected for normal operations; It is strongly recommended to tie this pin to GNDBU in harsh <sup>(5)</sup> environments.  | Internal pull-down resistor to GNDBU (15 kOhm).   |  |  |
| BMS  | Application dependent.  | Must be tied to V <sub>VDDIOP0</sub> to boot on Embedded ROM.  Must be tied to GND to boot on external memory  (EBI Chip Select 0).   |  |  |
|  | Shutdown/Wakeup   | Logic   |  |  |
| Application Dependent.  A typical application connects the pin SHDN SHDN to the shutdown input of the DC/DC Converter providing the main power supplies. |   | This pin is a push-pull output. SHDN pin is driven low to GNDBU by the Shutdown Controller (SHDWC).   |  |  |
| WKUP   | 0V to V <sub>VDDBU</sub>  | This pin is an input-only. WKUP behavior can be configured through the Shutdown Controller (SHDWC).   |  |  |






| V | Signal Name Recommended Pin Connection Description  |   |  |  |  |  |
|---|---|---|--|--|--|--|
|   | PIO   |   |  |  |  |  |
|   | PAx<br>PBx  | Application dependent                   | All PIOs are pulled-up inputs at reset except those which are multiplexed with the Address Bus signals that require to be enabled as peripherals: PC4 (A23), PC5 (A24) and PC10 (A25). |  |  |  |
|   | PCx   |   | To reduce power consumption if not used, the concerned PIO can be configured as an output, driven at '0' with internal pull-up disabled.   |  |  |  |
|   |   | ADC                                     |  |  |  |  |
|   | ADVREF is a pure analog input.  ADVREF  Decoupling/Filtering capacitors.  Application Dependent  ADVREF is a pure analog input.  To reduce power consumption, if ADC is not connect ADVREF and V <sub>VDDANA</sub> to GND |   |  |  |  |  |
|   | EBI   |   |  |  |  |  |
|   | D0-D15  | Application dependent.                  | Data Bus (D0 to D31)  Data Bus lines D0 to D15 are pulled-up inputs to V <sub>VDDIOM</sub> at reset.   |  |  |  |
|   | (D16-D31)   |   | Note: Data Bus lines D16 to D31 are multiplexed with the PIOC controller. Their I/O line reset state is input with pull-up enabled too.  |  |  |  |
|   | A0-A22  |   | Address Bus (A0 to A25) All Address Lines are driven to '0' at reset.  |  |  |  |
|   | (A23-A25)   | Application dependent.                  | Note: A23 (PC4), A24 (PC5) and A25 (PC10) are enabled by default at reset through the PIO controllers.   |  |  |  |
|   |   | SMC - SDRAM Controller - CompactFlash   | Support - NAND Flash Support   |  |  |  |
|   |   | See "External Bus Interface (EBI) Hardy | vare Interface" on page 11.  |  |  |  |

| $\square$ | ☑ Signal Name Recommended Pin Connection |                                       | Description  |
|-----------|--|---------------------------------------|--|
|           |  | USB Host (UH                          | P)   |
|           | HDPA HDPB Application Dependent. (6)     |                                       | No internal pull-down resistors.   |
|           | HDMA<br>HDMB                             | Application Dependent. <sup>(6)</sup> | No internal pull-down resistors.   |
|           |  | USB Device (UI                        | OP)  |
|           | DDP Application Dependent. (7)           |                                       | Integrated programmable pull-up resistor (UDP_TXVC) Integrated pull-down resistor to prevent over consumption when the host is disconnected. |
|           |  |                                       | To reduce power consumption, if USB Device is not used, DDP must be left unconnected.  |
|           | DDM                                      | Application Dependent. <sup>(7)</sup> | Integrated pull-down resistor to prevent over consumption when the host is disconnected.   |
|           | DDIVI                                    | дрисацоп Dependent. У                 | To reduce power consumption, if USB Device is not used, DDM must be left unconnected.  |

Notes: 1. These values are given only as a typical example.

2. Decoupling capacitors must be connected as close as possible to the microcontroller and on each concerned pin.




- 3. The power supplies VDDIOM and VDDIOP0 and VDDIOP1 power the device differently when interfacing with memories or with peripherals.
- 4. It is recommended to establish accessibility to a JTAG connector for debug in any case.
- 5. In a well-shielded environment subject to low magnetic and electric field interference, the pin may be left unconnected. In noisy environments, a connection to ground is recommended.






#### 6. Example of USB Host connection:

A termination serial resistor (R<sub>EXT</sub>) must be connected to HDPA/HDPB and HDMA/HDMB. A recommended resistor value is defined in the electrical specifications of the AT91SAM9260 datasheet.



#### 7. Example of USB Device connection:

As there is an embedded pull-up, no external circuitry is necessary to enable and disable the 1.5 kOhm pull-up. Internal pull-downs on DDP and DDM are embedded to prevent over consumption when the host is disconnected. A termination serial resistor (R<sub>EXT</sub>) must be connected to DDP and DDM. A recommended resistor value is defined in the electrical specifications of the AT91SAM9260 datasheet.



#### 4. External Bus Interface (EBI) Hardware Interface

Table 4-1 and Table 4-2 detail the connections to be applied between the EBI pins and the external devices for each Memory Controller:

**Table 4-1.** EBI Pins and External Static Devices Connections

|                  |                        | Pins of the Interfaced Device  |                         |                                |                                 |                         |
|------------------|------------------------|--------------------------------|-------------------------|--------------------------------|---------------------------------|-------------------------|
| Signals:<br>EBI_ | 8-bit Static<br>Device | 2 x 8-bit<br>Static<br>Devices | 16-bit Static<br>Device | 4 x 8-bit<br>Static<br>Devices | 2 x 16-bit<br>Static<br>Devices | 32-bit Static<br>Device |
| Controller       |                        |                                | S                       | MC                             |                                 |                         |
| D0 - D7          | D0 - D7                | D0 - D7                        | D0 - D7                 | D0 - D7                        | D0 - D7                         | D0 - D7                 |
| D8 - D15         | -                      | D8 - D15                       | D8 - D15                | D8 - D15                       | D8 - 15                         | D8 - 15                 |
| D16 - D23        | -                      | _                              | _                       | D16 - D23                      | D16 - D23                       | D16 - D23               |
| D24 - D31        | -                      | _                              | _                       | D24 - D31                      | D24 - D31                       | D24 - D31               |
| A0/NBS0          | A0                     | _                              | NLB                     | _                              | NLB <sup>(3)</sup>              | BE0 <sup>(5)</sup>      |
| A1/NWR2/NBS2     | A1                     | A0                             | A0                      | WE <sup>(2)</sup>              | NLB <sup>(4)</sup>              | BE2 <sup>(5)</sup>      |
| A2 - A22         | A[2:22]                | A[1:21]                        | A[1:21]                 | A[0:20]                        | A[0:20]                         | A[0:20]                 |
| A23 - A25        | A[23:25]               | A[22:24]                       | A[22:24]                | A[21:23]                       | A[21:23]                        | A[21:23]                |
| NCS0             | CS                     | CS                             | CS                      | CS                             | CS                              | CS                      |
| NCS1/SDCS        | CS                     | CS                             | CS                      | CS                             | CS                              | CS                      |
| NCS2             | CS                     | CS                             | CS                      | CS                             | CS                              | CS                      |
| NCS3/NANDCS      | CS                     | CS                             | CS                      | CS                             | CS                              | CS                      |
| NCS4/CFCS0       | CS                     | CS                             | CS                      | CS                             | CS                              | cs                      |
| NCS5/CFCS1       | CS                     | CS                             | CS                      | CS                             | CS                              | CS                      |
| NRD/CFOE         | OE                     | OE                             | OE                      | OE                             | OE                              | OE                      |
| NWR0/NWE         | WE                     | WE <sup>(1)</sup>              | WE                      | WE <sup>(2)</sup>              | WE                              | WE                      |
| NWR1/NBS1        | _                      | WE <sup>(1)</sup>              | NUB                     | WE <sup>(2)</sup>              | NUB <sup>(3)</sup>              | BE1 <sup>(5)</sup>      |
| NWR3/NBS3        | _                      | -                              | _                       | WE <sup>(2)</sup>              | NUB <sup>(4)</sup>              | BE3 <sup>(5)</sup>      |

Notes: 1. NWR1 enables upper byte writes. NWR0 enables lower byte writes.

- 2. NWRx enables corresponding byte x writes. (x = 0, 1, 2 or 3)
- 3. NBS0 and NBS1 enable respectively lower and upper bytes of the lower 16-bit word.
- 4. NBS2 and NBS3 enable respectively lower and upper bytes of the upper 16-bit word.
- 5. BEx: Byte x Enable (x = 0,1,2 or 3)



 Table 4-2.
 EBI Pins and External Device Connections

|                  | Pins of the Interfaced Device |   |                      |                           |  |
|------------------|-------------------------------|---|----------------------|---------------------------|--|
| Signals:<br>EBI_ | SDRAM <sup>(3)</sup>          | SDRAM <sup>(3)</sup> CompactFlash (EBI only)  CompactFlash True IDE Mode (EBI only) |                      | NANDFlash <sup>(4)</sup>  |  |
| Controller       | SDRAMC                        |   | SMC                  |                           |  |
| D0 - D7          | D0 - D7                       | D0 - D7   | D0 - D7              | I/O0-I/O7                 |  |
| D8 - D15         | D8 - D15                      | D8 - 15   | D8 - 15              | I/O8-I/O15 <sup>(5)</sup> |  |
| D16 - D31        | D16 - D31                     | _   | _                    | _                         |  |
| A0/NBS0          | DQM0                          | A0  | A0                   | _                         |  |
| A1/NWR2/NBS2     | DQM2                          | A1  | A1                   | _                         |  |
| A2 - A10         | A[0:8]                        | A[2:10]   | A[2:10]              | _                         |  |
| A11              | A9                            | _   | _                    | _                         |  |
| SDA10            | A10                           | _   | _                    | _                         |  |
| A12              | -                             | _   | _                    | _                         |  |
| A13 - A14        | A[11:12]                      | _   | _                    | _                         |  |
| A15              | -                             | _   | _                    | _                         |  |
| A16/BA0          | BA0                           | _   | _                    | _                         |  |
| A17/BA1          | BA1                           | _   | _                    | _                         |  |
| A18 - A20        | -                             | _   | _                    | _                         |  |
| A21              | -                             | _   | _                    | ALE                       |  |
| A22              | -                             | REG   | REG                  | CLE                       |  |
| A23 - A24        | -                             | _   | _                    | _                         |  |
| A25              | _                             | CFRNW <sup>(1)</sup>  | CFRNW <sup>(1)</sup> | _                         |  |
| NCS0             | _                             | _   | _                    | _                         |  |
| NCS1/SDCS        | CS                            | _   | _                    | _                         |  |
| NCS2             | _                             | _   | _                    | _                         |  |
| NCS3/NANDCS      | _                             | _   | _                    | CE <sup>(6)</sup>         |  |
| NCS4/CFCS0       | _                             | CFCS0 <sup>(1)</sup>  | CFCS0 <sup>(1)</sup> | _                         |  |
| NCS5/CFCS1       | -                             | CFCS1 <sup>(1)</sup>  | CFCS1 <sup>(1)</sup> | _                         |  |
| NANDOE           | -                             | _   | _                    | RE                        |  |
| NANDWE           | -                             | _   | _                    | WE                        |  |
| NRD/CFOE         | -                             | OE  | -                    | _                         |  |
| NWR0/NWE/CFWE    | _                             | WE  | WE                   | _                         |  |
| NWR1/NBS1/CFIOR  | DQM1                          | IOR   | IOR                  | _                         |  |
| NWR3/NBS3/CFIOW  | DQM3                          | IOW   | IOW                  | _                         |  |
| CFCE1            | -                             | CE1   | CS0                  | _                         |  |
| CFCE2            | -                             | CE2   | CS1                  | _                         |  |
| SDCK             | CLK                           | _   | -                    | _                         |  |

 Table 4-2.
 EBI Pins and External Device Connections (Continued)

|                    |                               | ,                          |   |                          |  |
|--------------------|-------------------------------|----------------------------|---|--------------------------|--|
|                    | Pins of the Interfaced Device |                            |   |                          |  |
| Signals:<br>EBI_   | SDRAM <sup>(3)</sup>          | CompactFlash<br>(EBI only) | CompactFlash<br>True IDE Mode<br>(EBI only) | NANDFlash <sup>(4)</sup> |  |
| Controller         | SDRAMC                        | SMC                        |   |                          |  |
| SDCKE              | CKE                           | _                          | _   | _                        |  |
| RAS                | RAS                           | _                          | _   | _                        |  |
| CAS                | CAS                           | _                          | _   | -                        |  |
| SDWE               | WE                            | _                          | _   | -                        |  |
| NWAIT              | _                             | WAIT                       | WAIT  | -                        |  |
| Pxx <sup>(2)</sup> | _                             | CD1 or CD2                 | CD1 or CD2                                  | -                        |  |
| Pxx <sup>(2)</sup> | _                             | -                          |   | CE <sup>(6)</sup>        |  |
| Pxx <sup>(2)</sup> | _                             | _                          | _   | RDY                      |  |

Notes:

- 1. Not directly connected to the CompactFlash slot. Permits the control of the bidirectional buffer between the EBI data bus and the CompactFlash slot.
- 2. Any PIO line.
- 3. For SDRAM connection examples, See Using SDRAM on AT91SAM9 Microcontrollers application note.
- 4. For NAND Flash connection examples, See NAND Flash Support in AT91SAM9 Microcontrollers application note.
- 5. I/O8 I/O15 bits used only for 16-bit NAND Flash.
- CE connection depends on the NANDFlash.
   For standard NANDFlash devices, it must be connected to any free PIO line.
   For "CE don't care" NANDFlash devices, it can be connected either to NCS3/NANDCS or to any free PIO line.





#### 5. AT91SAM Boot Program Hardware Constraints

See the AT91SAM Boot Program section of the AT91SAM9260 datasheet for more details on the boot program.

#### 5.1 AT91SAM Boot Program Supported Crystals and Input Frequencies

#### 5.1.1 On-chip RC Selected (OSCSEL=0)

If the Internal RC Oscillator is used (OSCSEL = 0) and the Main Oscillator is active:

**Table 5-1.** Supported Crystals (MHz)

|              | 3.0 | 6.0 | 18.432 | Other Crystal |
|--------------|-----|-----|--------|---------------|
| Boot on DBGU | Yes | Yes | Yes    | Yes           |
| Boot on USB  | Yes | Yes | Yes    | No            |

Note: Any other crystal can be used but it prevents using the USB for SAM-BA Boot.

If the Internal RC Oscillator is used (OSCSEL = 0) and the Main Oscillator is bypassed:

**Table 5-2.** Supported Input Frequencies (MHz)

|              | 1.0 | 2.0 | 6.0 | 12.0 | 25.0 | 50.0 | Other Frequency |
|--------------|-----|-----|-----|------|------|------|-----------------|
| Boot on DBGU | Yes | Yes | Yes | Yes  | Yes  | Yes  | Yes             |
| Boot on USB  | Yes | Yes | Yes | Yes  | Yes  | Yes  | No              |

Note: Any other input frequency can be used but it prevents using the USB for SAM-BA Boot.

#### 5.1.2 External 32,768 Hz Crystal Selected (OSCSEL=1)

If an external 32,768 Hz Oscillator is used (OSCSEL = 1) and the Main Oscillator is active:

**Table 5-3.** Supported Crystals (MHz)

| 3.0      | 3.2768    | 3.6864 | 3.84     | 4.0      |
|----------|-----------|--------|----------|----------|
| 4.433619 | 4.9152    | 5.0    | 5.24288  | 6.0      |
| 6.144    | 6.4       | 6.5536 | 7.159090 | 7.3728   |
| 7.864320 | 8.0       | 9.8304 | 10.0     | 11.05920 |
| 12.0     | 12.288    | 13.56  | 14.31818 | 14.7456  |
| 16.0     | 17.734470 | 18.432 | 20.0     | -        |

Note: Booting either on USB or on DBGU is possible with any of these crystals.

If an external 32,768 Hz Oscillator is used (OSCSEL = 1) and the Main Oscillator is bypassed:

**Table 5-4.** Supported Input Frequencies (MHz)

| 3.0      | 3.2768    | 3.6864 | 3.84     | 4.0      |
|----------|-----------|--------|----------|----------|
| 4.433619 | 4.9152    | 5.0    | 5.24288  | 6.0      |
| 6.144    | 6.4       | 6.5536 | 7.159090 | 7.3728   |
| 7.864320 | 8.0       | 9.8304 | 10.0     | 11.05920 |
| 12.0     | 12.288    | 13.56  | 14.31818 | 14.7456  |
| 16.0     | 17.734470 | 18.432 | 20.0     | 24       |
| 25       | 28.224    | 32     | 33       | -        |

Note: Booting either on USB or on DBGU is possible with any of these input frequencies.

#### 5.2 SAM-BA Boot

The SAM-BA<sup>™</sup> Boot Assistant supports serial communication via the DBGU or the USB Device Port.

**Table 5-5.** Pins Driven during SAM-BA Boot Program Execution

| Peripheral | Pin  | PIO Line |
|------------|------|----------|
| DBGU       | DRXD | PB14     |
| DBGU       | DTXD | PB15     |

#### 5.3 DataFlash® Boot

The DataFlash Boot program searches for a valid application in the SPI DataFlash memory.

The DataFlash must be connected to NPCS0 or NPCS1 of the SPI0.

**Table 5-6.** Pins Driven during DataFlash Boot Program Execution

| Peripheral | Pin   | PIO Line |
|------------|-------|----------|
| SPI0       | MOSI  | PA1      |
| SPI0       | MISO  | PA0      |
| SPI0       | SPCK  | PA2      |
| SPI0       | NPCS0 | PA3      |
| SPI0       | NPCS1 | PC11     |

#### 5.4 NANDFlash Boot

The NANDFlash Boot program searches for a valid application in the NANDFlash memory.

**Table 5-7.** Pins Driven during NANDFlash Boot Program Execution

| Peripheral  | Pin                           | PIO Line |
|-------------|-------------------------------|----------|
| PIOC        | PIOC14 (for NAND Chip Select) | PC14     |
| PIOC        | PIOC13 (for NAND Ready Busy)  | PC13     |
| Address Bus | NAND CLE                      | A22      |
| Address Bus | NAND ALE                      | A21      |





### **Revision History**

Table 5-8.Revision History

| Doc. Rev | Comments   | Change Request Ref.          |
|----------|--|------------------------------|
| 6275A    | First issue  |                              |
| 6275B    | Updated description and schematic for XIN and XOUT pin on page 5.  Updated description and schematic for XIN32 and XOUT32 pin on page 6.  Updated description of BMS pin on page 7.  Updated description of ADVREF pin on page 8.  Updated description of DDP and DDM pins on page 9.  Added details to schematic 1.8V and 3.3V Dual Power Supply with 3.3V Powered Memories Schematic Example on page 3.  Added details on harsh environment in Footnote <sup>(5)</sup> on page 9.  Added details on connection example for CE don't care NANDFlash in Footnote <sup>(6)</sup> on page 13.  Corrected PIO denomination in Section 5.2 "SAM-BA Boot" on page 15, Section 5.3 "DataFlash® Boot" on page 15 and Section 5.4 "NANDFlash Boot" on page 15. | 3929<br>3822<br>3824<br>3891 |
| 6275C    | Updated Main Oscillator description and figure on page 5 and Slow Clock Oscillator description and figure on page 6. OSCSEL, JTAGSEL and BMS pin descriptions updated on page 6 and page 7.  Updated HDPA, HDPB, HDMA, HDMB pin descriptions on page 9. Removed resistors from schematic in Note <sup>(6)</sup> on page 10.  | 4202                         |



#### **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311

Fax: 1(408) 487-2600

#### Regional Headquarters

Atmel Europe

Le Krebs

8, rue Jean-Pierre Timbaud

BP 309

78054 Saint-Quentin-en-Yvelines

Cedex France

Tel: (33) 1-30-60-70-00

Fax: (33) 1-30-60-71-11

#### Asia

Room 1219

Chinachem Golden Plaza 77 Mody Road Tsimshatsui

East Kowloon

Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

#### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa

Chuo-ku, Tokyo 104-0033

Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### **Atmel Operations**

Memory

2325 Orchard Parkway San Jose, CA 95131, USA

Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

#### Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA

Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602

44306 Nantes Cedex 3, France

Tel: (33) 2-40-18-18-18

Fax: (33) 2-40-18-19-60

#### ASIC/ASSP/Smart Cards

Zone Industrielle

13106 Rousset Cedex, France

Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park

Maxwell Building

East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

#### RF/Automotive

Theresienstrasse 2 Postfach 3535

74025 Heilbronn, Germany

Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

#### **Biometrics**

Avenue de Rochepleine

BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-47-50 Fax: (33) 4-76-58-47-60



Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© 2007 Atmel Corporation. **All rights reserved.** Atmel<sup>®</sup>, logo and combinations thereof, Everywhere You Are<sup>®</sup>, DataFlash<sup>®</sup> and others are registered trademarks, SAM-BA<sup>™</sup> and others are trademarks of Atmel Corporation or its subsidiaries. ARM<sup>®</sup>, the ARM Powered<sup>®</sup> logo, Thumb<sup>®</sup> and others are registered trademarks or trademarks of ARM Ltd. Other terms and product names may be the trademarks of others.