

**Engineering Leadership**

**User Manual**  
**COM Express™ Basic Module**  
**MSC CXB-6S / CXB-6SI**

**Type 2 Pin-out**  
**2<sup>nd</sup> / 3<sup>rd</sup> Generation Intel® Core™ Processor Family**  
**Intel® 6 / 7 Series Chipset**

Rev. 1.8

2015-04-15

## Preface

### Copyright Notice

Copyright © 2014 MSC Technologies GmbH. All rights reserved.

Copying of this document, and giving it to others and the use or communication of the contents thereof, is forbidden without express authority. Offenders are liable to the payment of damages.

All rights are reserved in the event of the grant of a patent or the registration of a utility model or design.

### Important Information

This documentation is intended for qualified audience only. The product described herein is not an end user product. It was developed and manufactured for further processing by trained personnel.

### Disclaimer

Although this document has been generated with the utmost care no warranty or liability for correctness or suitability for any particular purpose is implied. The information in this document is provided “as is” and is subject to change without notice.

### EMC Rules

This unit has to be installed in a shielded housing. If not installed in a properly shielded enclosure, and used in accordance with the instruction manual, this product may cause radio interference in which case the user may be required to take adequate measures at his or her own expense.

### Trademarks

All used product names, logos or trademarks are property of their respective owners.

### Certification

MSC Technologies GmbH is certified according to DIN EN ISO 9001:2000 standards.

### Life-Cycle-Management

MSC products are developed and manufactured according to high quality standards. Our life-cycle-management assures long term availability through permanent product maintenance. Technically necessary changes and improvements are introduced if applicable. A product-change-notification and end-of-life management process assures early information of our customers.

### Product Support

MSC engineers and technicians are committed to provide support to our customers whenever needed. Before contacting Technical Support of MSC Technologies GmbH, please consult the respective pages on our web site at [www.msc-technologies.eu](http://www.msc-technologies.eu) for the latest documentation, drivers and software downloads.

If the information provided there does not solve your problem, please contact our Technical Support:

Email: [support@msc-technologies.eu](mailto:support@msc-technologies.eu)

Phone: +49 8165 906-200

## Content

1	General Information .....	5
1.1	Revision History .....	5
1.2	Reference Documents.....	5
1.3	Introduction.....	6
2	Technical Description.....	7
2.1	Key features.....	7
2.2	Block diagram .....	8
2.3	COM Express implementation .....	9
2.4	Functional units.....	10
2.5	Power Supply.....	11
2.6	Power Dissipation .....	11
2.6.1	Running Mode.....	11
2.6.2	Power Dissipation (Standby Modes) .....	12
2.7	System Memory .....	13
2.8	Mechanical Dimensions .....	13
2.8.1	Compact module .....	13
2.9	Thermal specifications.....	14
2.10	Signal description .....	15
2.10.1	High Definition Audio.....	15
2.10.2	Ethernet.....	16
2.10.3	IDE .....	16
2.10.4	Serial ATA.....	17
2.10.5	PCI Express Lanes .....	18
2.10.6	PCI Express x16Graphic Lanes.....	18
2.10.7	Express Card Support.....	19
2.10.8	PCI Bus .....	19
2.10.9	USB.....	20
2.10.10	LPC Bus .....	21
2.10.11	LVDS Flat Panel .....	21
2.10.12	Analog VGA.....	21
2.10.13	Digital Display Interfaces.....	22
2.10.14	Miscellaneous .....	25
2.10.15	Power and System Management.....	26
2.10.16	General Purpose I/O .....	27
2.10.17	SPI Interface .....	28
2.10.18	Module Type Definition.....	29
2.10.19	Power and GND .....	30
2.11	Pin List for MSC CXB-6S module (Type 2).....	31
2.12	DDI Port Pin Assignment .....	33
	1) CTRLDATA pins do have strap functionality and are sampled during power up. A high level on these pins enables the appropriate DDI port B, C or D inside the PCH. ....	34
3	Jumpers and Connectors .....	35
3.1	Jumpers.....	35
3.2	Fan Connector .....	36
4	Watchdog .....	36
5	System resources .....	37
5.1	PCI IRQ Routing .....	37
5.2	IRQ Lines in APIC Mode .....	38
5.3	Carrier Board PCI Resource Allocation.....	39
5.4	SMB Address Map .....	39
6	BIOS.....	40

6.1.6	The Main Menu .....	43
6.1.7	The Advanced Menu .....	45
6.1.9	Chipset .....	61
6.1.12	Boot .....	71
6.1.13	Security .....	72
6.1.14	The Save & Exit Menu .....	73
6.2	BIOS and Firmware Update .....	74
6.5	Bios Recovery .....	76
6.7	Tech Notes .....	77
7	EAPI .....	80
8	Troubleshooting .....	81

# 1 General Information

## 1.1 Revision History

Rev.	Date	Description
1.0	2012-10-29	Final formatting; released version
1.1	2013-01-22	Minor changes
1.2	2013-05-28	Added additional information
1.3	2013-06-27	Added additional I2C bus information
1.4	2013-07-31	Format changed
1.5	2014-06-20	Block diagram updated
1.6	2014-09-04	New covering page
1.7	2014-12-23	Corrected Recovery Link
1.8	2015-04-15	Pull-up/-down description changed in chapter 2.10

## 1.2 Reference Documents

- [1] COM Express Module Base Specification  
COM Express Revision 2.0  
Last update: August 8<sup>th</sup>, 2010
- [2] PCI Local Bus Specification Rev. 2.1  
PCI21.PDF  
Last update: June 1<sup>st</sup>, 1995  
<http://www.pcisig.com>
- [3] ATA/ATAPI-6 Specification  
d1410r3b.pdf  
<http://www.t13.org/>
- [4] Serial ATA Specification  
Serial ATA 1.0 gold.pdf  
Last update: August 29<sup>th</sup>, 2002 Rev.1.0  
<http://www.sata-io.org/>
- [5] IEEE Std. 802.3-2002  
802.3-2002.pdf  
<http://www.ieee.org>
- [6] Universal Bus Specification  
usb\_20.pdf  
Last update: April 27<sup>th</sup>, 2000  
<http://www.usb.org>
- [7] 2<sup>nd</sup> Generation Intel® Core™ Processor Family Mobile and Intel Celeron® Processor Family  
Mobile Datasheet, Volume 1  
2nd-gen-core-family-mobile-vol-1-datasheet.pdf  
Last update: September 2011  
<http://www.intel.com/content/www/us/en/processors/core/CoreTechnicalResources.html>
- [8] 2<sup>nd</sup> Generation Intel® Core™ Processor Family Mobile and Intel Celeron® Processor Family  
Mobile Datasheet, Volume 2  
2nd-gen-core-family-mobile-vol-2-datasheet.pdf  
Last update: June 2011  
<http://www.intel.com/content/www/us/en/processors/core/CoreTechnicalResources.html>
- [9] Mobile 3rd Generation Intel® Core™ Processor Family Datasheet – Volume 1 of 2  
3rd-gen-core-family-mobile-vol-1-datasheet.pdf  
Last update: September 2012  
<http://www.intel.com/content/www/us/en/processors/core/CoreTechnicalResources.html>
- [10] Mobile 3rd Generation Intel® Core™ Processor Family Datasheet – Volume 2 of 2  
3rd-gen-core-family-mobile-vol-2-datasheet.pdf  
Last update: June 2012  
<http://www.intel.com/content/www/us/en/processors/core/CoreTechnicalResources.html>

- [11] Intel® 6 Series Chipset and Intel® C200 series Chipset Datasheet  
6-chipset-c200-chipset-datasheet.pdf  
Last update: May 2011  
<http://www.intel.com/products/notebook/chipsets/6series/technicaldocuments.htm>
- [12] Intel® 6 Series Chipset and Intel® C200 series Chipset Specification Update  
6-and-c200-chipset-specification-update.pdf  
Last update: August 2011  
<http://www.intel.com/products/notebook/chipsets/6series/technicaldocuments.htm>
- [13] Intel® 7Series / C216 Chipset Family Platform Controller Hub (PCH) Datasheet  
7-series-chipset-pch-datasheet.pdf  
Last update: June 2012  
<http://www.intel.com/content/www/us/en/chipsets/7-series-chipset-pch-datasheet.html?wapkw=intel+7+series+chipsets>
- [14] Intel® 7Series / C216 Chipset Family Platform Controller Hub (PCH) Family Specification Update  
7-series-chipset-pch-spec-update.pdf  
Last update: August 2012 Revision 010  
<http://www.intel.com/content/www/us/en/chipsets/7-series-chipset-pch-spec-update.html?wapkw=intel+7+series+chipsets>

## 1.3 Introduction

COM Express™, an open specification of the PICMG (PCI Industrial Computer Manufacturer Group), is a module concept to bring PCI Express and other latest technologies like SATA, USB 2.0 and LVDS on a COM (Computer On Module).

A COM Express™ module is plugged onto an application-specific base board similar to the ETX concept, but offers more options and a growth path to future CPU technologies. Utilizing different sizes, COM Express™ can be used for highly embedded solutions up to high performance platforms.

The design of the MSC CXB-6S module supports the 2<sup>nd</sup> Generation Intel® Core Processor Family enabling you to boost your embedded application to highest performance levels.

For evaluation and design-in of the COM Express™ modules we offer evaluation baseboards and develop motherboards providing the interface infrastructure for the COM Express™ module using PC type connectors for external access.

Currently three module sizes are defined in the COM Express Specification 2.0: the Compact Module, Basic Module and the Extended Module. The primary difference between them is the over-all physical size and the performance envelope supported by each. The Extended Module is the largest and can support larger processor and memory solutions. The Basic Module is the most common supporting typical processor platforms in the embedded world. The Compact Module is the smallest one and is intended to be used when designing with processors and chipsets in small form factor footprints (SFF).

All module sizes use the same connectors and pin-outs and utilize several common mounting hole positions. This level of compatibility allows that a carrier board designed to accommodate an Extended Module can also support a Basic or Compact Module.

Up to 440 pins of connectivity are available between COM Express™ modules and the Carrier Board. Legacy buses such as PCI, parallel ATA, LPC, HDA are supported as well as new high speed serial interconnects such as PCI Express, Serial ATA and Gigabit Ethernet.

To enhance interoperability between COM Express™ modules and Carrier Boards, seven common signaling configurations (Pin-out Types) have been defined to ease system integration.

## 2 Technical Description


### 2.1 Key features

The MSC CXB-6S COM Express module is designed as a type 2 module according to COM Express® Module Base Specification Revision 2.0 and is also drop in compatible with carrier boards designed according to COM Express® Base Specification R1.0.

Key features include:

- Module size: 125 mm x 95 mm
- Various 2<sup>nd</sup> and 3<sup>rd</sup> Generation Intel® Core Processors
- Dual 220 pin connector (440 pins)
- 2x DDR3 SO-DIMM module up to 8 GB each one
- Eight USB 2.0 ports; 4 shared over-current lines
- Four Serial ATA ports with data rates up to 3.0Gb/s (300MB/s)
- Optional SATA NAND Flash Silicon Disk (4 GB to 32 GB)
- Five PCI Express x1 lanes
- Support pins for two ExpressCards
- Dual 24-bit LVDS channel
- Analog VGA
- High definition digital audio interface (external CODEC)
- Single Gbit Ethernet interface ( Intel 82579LM, Device ID 0x1502 ) with Wake On Lan support (S3,S4,S5)
- LPC interface
- Support for following Super IO : Winbond 83627
- Four GPI pins
- Four GPO pins
- +12V primary power supply input
- +5V standby (optional) and 3.3V RTC power supply inputs
- 32 bit PCI interface
- IDE port (to support legacy ATA devices such as CD-ROM drives and Compact Flash storage cards)
- 21 PCI Express lanes (5 on A-B and 16 on C-D)
- 16 of 21 PCI Express lanes used for PCI Express Graphics
- Up to three digital display interfaces configurable as SDVO, HDMI, DVI or DisplayPort (pins shared with PCI Express Graphics)
- TPM module (option, TPM 1.2, SLB9635)
- Automatic fan control
- Watchdog timer
- Embedded Application Programming Interface (EAPI)

## 2.2 Block diagram





## 2.3 COM Express implementation

COM Express™ required and optional features of pin-out type 2 are summarized in the following table. The features identified as Minimum (Min.) **shall** be implemented by all modules. Features identified up to Maximum (Max) **may** be additionally implemented by a module.

The column MSC CXB-6S shows the implemented features of the MSC module.

	Type 2	MSC CXB-6S	Note
	Min / Max		
<b>System I/O</b>			
PCI Express Graphics (PEG)	0 / 1	1	signals are multiplexed with SDVO signals
PCI Express Lanes 0 - 5	1 / 6	5 (x1)	6 (x1) as an option if no PCI bus is needed
PCI Express Lanes 16-31 (same as PEG pins)	0 / 16	1 (x16)	off-module x16 PCI Express Graphics
SDVO Channels	0 / 2	1	signals are multiplexed with PEG signals
HDMI/DVI	0 / 0	3	signals are multiplexed with PEG signals
DisplayPort 1.1a	0 / 0	3	signals are multiplexed with PEG signals
LVDS Channels	0 / 2	2	1x dual channel, 2x24 Bit
VGA Port	0 / 1	1	
TV-Out	NA	0	not available
PATA Port	1 / 1	1	JMicron PCIe-PATA Controller JMB368
SATA Ports	1 / 4	4/(1 x SSD)	4x 300MB/s (ports 0 -3) optional 1 x Solid State Disk (port 4)
HDA Digital Interface	0 / 1	1	
USB 2.0 Ports	4 / 8	8	
USB Client	0 / 1	0	
Gbit LAN	1 / 1	1	Intel 82597LM GbE PHY
PCI Bus - 32 Bit	1 / 1	1	Texas Instruments PCIe-to-PCI Bridge XIO2001
Express Card Support	1 / 2	2	
LPC Bus	1 / 1	1	
SPI	1 / 2	2	only one SPI flash is populated
<b>System Management</b>			
General Purpose Inputs	4 / 4	4	
General Purpose Outputs	4 / 4	4	
SMBus	1 / 1	1	
I <sup>2</sup> C	1 / 1	1	
Watch Dog Timer	0 / 1	1	
Speaker Out	1 / 1	1	
External BIOS ROM support	0 / 2	2	
Reset Functions	1 / 1	1	
<b>Power Management</b>			
Thermal Protection	0 / 1	1	
Battery Low Alarm	0 / 1	1	
Suspend	0 / 1	1	
Wake	0 / 2	2	
Power Button Support	1 / 1	1	
Power Good	1 / 1	1	
TPM	0 / 0	1	optional TPM 1.2 module

## 2.4 Functional units

CPUs (FCBGA-1023)	Intel® Core™ i7-3615QE	(Quad Core, 2.3GHz, 6MB, SV 45W.)
	Intel® Core™ i7-3612QE	(Quad Core, 2.1GHz, 6MB, SV 35W.)
	Intel® Core™ i7-3555LE	(Dual Core, 2.5GHz, 4MB, LV 25W.)
	Intel® Core™ i7-3517UE	(Dual Core, 2.1GHz, 4MB, ULV 17W.)
	Intel® Core™ i5-3610ME	(Dual Core, 2.7GHz, 3MB, SV 35W.)
	Intel® Core™ i3-3120ME	(Dual Core, 2.4GHz, 3MB, SV 35W.)
	Intel® Core™ i3-3217UE	(Dual Core, 1.6GHz, 3MB, ULV 17W.)
	Intel® Core™ i7-2715QE	(Quad Core, 2.1GHz, 6MB, SV 45W.)
	Intel® Core™ i7-2655LE	(Dual Core, 2.1GHz, 4MB, LV 25W.)
	Intel® Core™ i7-2610UE	(Dual Core, 1.5GHz, 3MB, ULV 17W.)
	Intel® Core™ i5-2515E	(Dual Core, 2.1GHz, SV 35W.)
	Intel® Core™ i3-2310E	(Dual Core, 2.1GHz, SV 35W.)
	Intel® Celeron® B810E	(Dual Core, 1.6GHz, SV 35W.)
	Intel® Celeron® 847E	(Dual Core, 1.1GHz, 2MB, ULV 17W.)
	Intel® Celeron® 827E	(Single Core, 1.4GHz, 1.5MB, ULV 17W.)
	Intel® Celeron® 807UE	(Single Core, 1.0GHz, 1MB, ULV 10W.)
Chipset	Intel® 82QM77 with Intel® Core™ i5-3 and Intel® Core™ i7-3 processor SKUs.	
	Intel® 82QM76 with Intel® Core™ i3-3 processor SKUs.	
	Intel® 82QM67 with Intel® Core™ i5-2 and Intel® Core™ i7-2 processor SKUs.	
	Intel® 82HM65 with Intel® Core™ i3-2 and Intel® Celeron® processor SKUs.	
Memory	Two 204-pin DDR3 SO-DIMM sockets for up to 16GB (4GB with Intel® Celeron® 807UE) non-ECC unbuffered DDR3 (One socket for up to 4GB on COM Express modules with Intel® Celeron® 807UE). Max. height 1250mil = 31.75mm.	
	PC3-8500/ 10600 DDR3 SDRAM (DDR3-1066/1333).	
	PC3-12800 DDR3 SDRAM (DDR3-1600) with Core i7-2715QE and Core i3/5/7-3.	
SATA	4 SATA channels up to 300MB/s each.	
EIDE	1 Enhanced IDE port ATA/UDMA100.	
USB	8 x USB 2.0.	
COM Express™	Type 2 interface, fully compliant to COM Express Base Specification R2.0.	
PCI Express™	Five channels PCIe x1.	
	PCI 32 Bit standard interface.	
	LPC Low Pin Count Bus for heritage interfaces.	
	SPI Serial Peripheral Interface for up to two SPI flash devices.	
Graphics Controller	Intel HD Graphics 2000/3000/4000 depending on processor SKU.	
Video Memory	Intel® Dynamic Video Memory Technology (Intel® DVM 5.0)	
LVDS	Dual channel 24-bit LVDS (1.600 x 1.200 @ 60 Hz).	
Digital Display Ports (multiplexed with PEG)	DDPort B configurable as HDMI/DVI (1920 x 1200 @ 60 Hz), DP (2560 x 1600 @ 60 Hz) and SDVO (200 MP/s).	
	DDPort C configurable as HDMI/DVI (1920 x 1200 @ 60 Hz) and DP (2560 x 1600 @ 60 Hz).	
	DDPort D configurable as HDMI/DVI (1920 x 1200 @ 60 Hz), DP (2560 x 1600 @ 60 Hz) and eDP .	
	PEG PCIe x16 graphics port (PEG) supports external graphics cards (not available on Intel® Celeron® 807UE processor).	
CRT Interface	340.4 MHz RAMDAC (2.048 x 1.536 @ 75 Hz).	
Ethernet	10/100/1000Base-TX (Intel® 82579LM, Device ID 0x1502) with WOL support (S3,S4,S5).	
Sound Interface	Intel® High Definition Audio Interface. Support for up to three external Codecs. Integrated DisplayPort/HDMI Audio support.	
Watchdog Timer	PIC12C509A, creates system reset (programmable timeout, 1s ... 255h).	
TPM (option)	Optional TPM module, TPM 1.2, SLB9635.	
Fan Supply	4-pin header for support of a 12V PWM fan.	
Real Time Clock	RTC integrated in PCH.	

- CMOS Battery External.
- System Monitoring Voltages, temperatures, fan
- Core voltage
  - 3.3V onboard voltage
  - 12V input voltage
  - 5V SBY input voltage
  - CPU temperature (0°C - 100°C)
  - System memory temperature
  - Board temperature
  - Fan speed and automatic fan speed control

## 2.5 Power Supply

### ▪ +12V primary power supply input

### ▪ +5V standby

Option, is not required for module operation.

If not present, customer has to make sure that the supply voltages which are generated on the carrier board are switched off during suspend states, so that no current from the carrier board's signal lines can flow to the CPU board.

### ▪ 3.3V RTC power supply

Option, is not required for module operation.

BIOS SETUP data is stored in a non volatile backup memory device, therefore configuration data will not get lost during power off (except for time and date information)

Voltage	Input range	Power Consumption
+12V	+11.4V - 12.6 V	Refer to chapter 2.6
+5V Standby	+4.75V - 5.25 V	
+3V RTC power supply	+2.0V - 3.3V	Typ. 1.8 µA

## 2.6 Power Dissipation

### 2.6.1 Running Mode

All measurements were made by plugging the module onto a MSC CX-EVA2 evaluation board. The module was equipped with two 4GByte memory modules NANYA NT4GC64B8HB0NS-CG 1112.CN, 4GB 2Rx8 PC3-10600S-9-10-F2.1333. The table below shows typical values which refer to consumption of the module itself without consumption of the base board and CPU fan.

The following applications have been tested at room temperature.

1. DOS prompt.
2. Windows desktop (idle) under Microsoft Windows 7 Professional 64-bit SP1.
3. Running Intel® Thermal Analysis Tool (TAT!) Ver. 4.3 to achieve 70% CPU workload on each processor core/thread and 100% Graphics workload as recommended by Intel under Microsoft Windows 7 Professional 64-bit SP1.

Module / CPU	DOS	Win 7 Idle	Win 7 TAT!	
			long term	max. <sup>1)</sup>
MSC CXB-6S-010 Intel® Celeron® 807UE (10W)	11.5W	8 W	19 W	- <sup>2)</sup>
MSC CXB-6S-009 Intel® Celeron® 827E (17W)	13 W	8.5 W	25 W	- <sup>2)</sup>
MSC CXB-6S-008 Intel® Core™ i7-2715QE (45W)	19 W	9.5 W	64 W	75 W
MSC CXB-6S-007 Intel® Core™ i7-2655LE (25W)	17 W	8.5 W	41 W	47 W
MSC CXB-6S-006 Intel® Core™ i7-2610UE (17W)	18 W	8.5 W	30 W	36 W
MSC CXB-6S-005 Intel® Core™ i5-2515E (35W)	20 W	9 W	52 W	61 W

MSC CXB-6S-004 Intel® Core™ i3-2310E (35W)	19 W	8.5 W	47 W	- <sup>2)</sup>
MSC CXB-6S-002 Intel® Celeron® 847E (17W)	12 W	8.5 W	28 W	- <sup>2)</sup>
MSC CXB-6S-001 Intel® Celeron® B810E (35W)	18 W	9 W	40 W	- <sup>2)</sup>
MSC CXB-6SI-011 Intel® Core™ i7-3612QE (35W)	14 W	9 W	53 W	75 W
MSC CXB-6SI-008 Intel® Core™ i7-3615QE (45W)	14 W	12.5 W	65 W	76 W
MSC CXB-6SI-005 Intel® Core™ i5-3610ME (35W)	15 W	9 W	51 W	58 W

1) Due to the Intel® Turbo Boost Technology 2.0 feature on 2<sup>nd</sup> Generation Intel® Core™ i5 and 2<sup>nd</sup> Generation Intel® Core™ i7 processors the maximum power consumption for short durations may be higher than the long term power consumption. The power supply must be able to deliver this additional amount of power.

2) The Intel® Turbo Boost Technology 2.0 feature is not available on 2<sup>nd</sup> Generation Intel® Core™ i3 and Intel® Celeron® processors.

## 2.6.2 Power Dissipation (Standby Modes)

1. System is shut down into "Soft Off" (S5) or "Suspend to Disk" (S4) by Windows 7 Professional 64-bit SP1.
2. System is shut down into "Soft Off" (S5) or "Suspend to Disk" (S4) by Windows 7 Professional 64-bit SP1 with Wake On LAN enabled.
3. System is shut down into "Suspend to RAM" (S3) by Windows 7 Professional 64-bit SP1.
4. System is shut down into "Suspend to RAM" (S3) by Windows 7 Professional 64-bit SP1 with Wake On LAN enabled.

Module / CPU	Input Power	S3		S4 / S5	
		no WOL	WOL enabled	no WOL	WOL enabled
MSC CXB-6S-009 Intel® Celeron™ 827E (17W)	12V/5V_SBY	0.6 W	0.7 W	0.4 W	0.5 W
MSC CXB-6S-004 Intel® Core™ i3-2310E (35W)					
MSC CXB-6S-001 Intel® Celeron™ B810E (35W)	12V only	0.7 W	0.8 W	0.5 W	0.6 W
MSC CXB-6S-010 Intel® Celeron™ 807UE (10W)					
MSC CXB-6S-008 Intel® Core™ i7-2715QE (45W)	12V/5V_SBY	0.9 W	1.0 W	0.4 W	0.5 W
MSC CXB-6S-006 Intel® Core™ i7-2610UE (17W)					
MSC CXB-6S-005 Intel® Core™ i5-2515E (35W)	12V only	1.3 W	1.4 W	0.5 W	0.6 W
MSC CXB-6S-002 Intel® Celeron™ 847E (17W)					
MSC CXB-6S-007 Intel® Core™ i7-2655LE (25W)					
MSC CXB-6SI-011 Intel® Core™ i7-3612QE (35W)	12V/5V_SBY	0.9 W	1.0 W	0.5 W	0.5 W
MSC CXB-6SI-008 Intel® Core™ i7-3615QE (45W)					
MSC CXB-6SI-005 Intel® Core™ i5-3610ME (35W)	12V only	1.4 W	1.5 W	0.7 W	0.8 W


## 2.7 System Memory

The MSC CXB-6S CPU module provides two sockets (only one socket on CXB-6S-010) for memory modules which have to meet the following demands:

- 204pin unbuffered non-ECC DDR3 SO-DIMM, Raw Card A, B, C and F.
- 1.5V Supply Voltage
- DDR3-1066 / PC3-8500, DDR3-1333 / PC3-10600
- DDR3-1600 / PC3-12800 with Core i7-2715QE and Core i3/5/7-3.
- Maximum module height: 30mm.
- SPD (Serial Presence Detect) EEPROM.


## 2.8 Mechanical Dimensions

### 2.8.1 Compact module



There are two height options defined in the COM Express specification : 5mm and 8mm.

The height option is defined by the connectors on the baseboard.



## 2.9 Thermal specifications

The cooling solution of a COM Express module is based on a heat-spreader concept.


A heat-spreader is a metal plate (typically aluminium) mounted on the top of the module. The connection between this plate and the module components is typically done by thermal interface materials like phase change foils, gap pads and copper or aluminium blocks. A very good thermal conductivity is required in order to conduct the heat from the CPU and the chipset to the heat-spreader plate.

The heat-spreader of the MSC module is thermally attached using phase change materials and small aluminium blocks filling the gap between cpu and chipset dies and the heat-spreader plate.

**The heat-spreader is not a heat-sink!** It is a defined thermal interface for the system designer with fixed mechanical dimensions, so it should be possible to change different module types without problems. There must be a cooling solution for the system. The surface temperature of the heat-spreader should not exceed 80°C.

Main issue for the thermal functionality of a system is that each device of the module is operated within its specified thermal values. The max value for the CPU is 100°C and 108°C for the chipset. So there may be system implementations where the heat-spreader temperature could be higher.

Anyway, in this case it has to be validated that there are no thermal specification violations of any assembled part or integrated circuit over the system temperature range even at worst case conditions.



Additionally MSC offers adequate heat-sink solutions for the different CXB-6S modules depending on the power dissipation of the implemented CPU. For more information please refer to [support@msc-technologies.eu](mailto:support@msc-technologies.eu) or contact your sales representative.

## 2.10 Signal description

Pins are marked in the following tables with the power rail associated with the pin, and, for input and I/O pins, with the input voltage tolerance. The pin power rail and the pin input voltage tolerance **may** be different. For example, the PCI group is defined as having a 3.3V power rail, meaning that the output signals will only be driven to 3.3V, but the pins are tolerant of 5V signals.

An additional label, “Sus”, indicates that the pin is active during suspend states (S3,S4,S5). If suspend modes are used, then care must be taken to avoid loading signals that are active during suspend to avoid excessive suspend mode current draw.

I = Input.

O = Output.

OD = Open Drain output.

I/OD = Bi-directional Input/Open Drain Output Pin.

I/O = Bi-directional Input/Output.

ePU = external pull-up resistor on COM Express module.

ePD = external pull-down resistor on COM Express module.

eSR = external series resistor on COM Express module.

iPU = integrated pull-up resistor inside PCH or other IC, real value may vary from nominal one.

iPD = integrated pull-down resistor inside PCH or other IC, real value may vary from nominal one.

### 2.10.1 High Definition Audio

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
HDA_RST#	O	CMOS	3.3V Sus		eSR = 33 $\Omega$	Reset output to CODEC, active low.	PCH
HDA_SYNC	O	CMOS	3.3V Sus		ePU = 1 K $\Omega$ iPD = 20 K $\Omega$ eSR = 33 $\Omega$	48kHz fixed-rate, sample-synchronization signal to the CODEC(s), functional strap option sampled with rising edge of RSMRST#, iPD is disabled after RSMRST# de-assertion.	PCH
HDA_BITCLK	O	CMOS	3.3V Sus		eSR = 33 $\Omega$	24.00 MHz serial data clock generated by the PCH	PCH
HDA_SDOUT	O	CMOS	3.3V Sus		iPD = 20 K $\Omega$ eSR = 33 $\Omega$	Serial TDM data output to the CODEC, functional strap option, iPD is disabled after PLTRST# de-assertion. Do not pull high externally.	PCH
HDA_SDIN[0:2]	I	CMOS	3.3V Sus	3.3V	iPD = 20 K $\Omega$ eSR = 33 $\Omega$	Serial TDM data inputs from up to 3 CODECs.	PCH

## 2.10.2 Ethernet

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
GBE0_MDI[0:3]+ GBE0_MDI[0:3]-	I/O	Analog	3.3V Sus	3.3V		Gigabit Ethernet Controller 0: Media Dependent Interface Differential Pairs 0,1,2,3. The MDI can operate in 1000, 100 and 10 Mbit / sec modes. MDI[0]+/- B1_DA+/- MDI[1]+/- B1_DB+/- MDI[2]+/- B1_DC+/- MDI[3]+/- B1_DD+/-	82579LMi
GBE0_ACT#	OD	CMOS	3.3V Sus	5V / 20 mA		Gigabit Ethernet Controller 0 activity indicator, active low.	82579LM
GBE0_LINK#	OD	CMOS	3.3V Sus	5V / 20 mA		Gigabit Ethernet Controller 0 link indicator, active low.	82579LM
GBE0_LINK100#	OD	CMOS	3.3V Sus	5V / 20 mA		Gigabit Ethernet Controller 0 100 Mbit / sec link indicator, active low.	82579LM
GBE0_LINK1000#	OD	CMOS	3.3V Sus	5V / 20 mA		Gigabit Ethernet Controller 0 1000 Mbit / sec link indicator, active low.	82579LM
GBE0_CTREF	REF					N/A. Center tab voltage not needed by 82579LM.	

## 2.10.3 IDE

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
IDE_D[0:6/8:15]	I/O	CMOS	3.3V	3.3V	eSR = 33 $\Omega$	Bidirectional data to / from IDE device.	JMB368
IDE_D7	I/O	CMOS	3.3V	3.3V	eSR = 33 $\Omega$ iPD = 32 k $\Omega$	Bidirectional data to / from IDE device.	JMB368
IDE_A[0:2]	O	CMOS	3.3V	3.3V	eSR = 33 $\Omega$	Address lines to IDE device.	JMB368
IDE_IOW#	O	CMOS	3.3V	3.3V	eSR = 22 $\Omega$	I/O write line to IDE device. Data latched on trailing (rising) edge.	JMB368
IDE_IOR#	O	CMOS	3.3V	3.3V	eSR = 22 $\Omega$	I/O read line to IDE device.	JMB368
IDE_REQ	I	CMOS	3.3V	3.3 V	ePD = 5.6 K $\Omega$ eSR = 82 $\Omega$ iPD = 32 K $\Omega$	IDE device DMA Request. Asserted by IDE device to request a data transfer.	JMB368
IDE_ACK#	O	CMOS	3.3V	3.3V	eSR 22 $\Omega$	IDE Device DMA Acknowledge.	JMB368
IDE_CS1#	O	CMOS	3.3V	3.3V	eSR = 33 $\Omega$	IDE Device Chip Select for 1F0h to 1FFh range.	JMB368
IDE_CS3#	O	CMOS	3.3V	3.3V	eSR = 33 $\Omega$	IDE Device Chip Select for 3F0h to 3FFh range.	JMB368
IDE_IORDY	I	CMOS	3.3V	3.3 V	ePU = 4.7 K $\Omega$ eSR = 82 $\Omega$ iPU = 47 K $\Omega$	IDE device I/O ready input. Pulled low by the IDE device to extend the cycle.	JMB368
IDE_RESET#	O	CMOS	3.3V	3.3V	eSR = 33 $\Omega$	Reset output to IDE device, active low.	JMB368
IDE_IRQ	I	CMOS	3.3V	3.3 V	ePD = 10 K $\Omega$	Interrupt request from IDE device.	JMB368



Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
					eSR = 82 $\Omega$ iPD = 32 K $\Omega$		
IDE_CBLID#	I	CMOS	3.3V	3.3 V	ePD = 100 K $\Omega$	Input from off-module hardware indicating the type of IDE cable being used. High indicates a 40-pin cable used for legacy IDE modes. Low indicates that an 80-pin cable with interleaved grounds is used. Such a cable is required for Ultra-DMA 66, 100 and 133 modes.	JMB368

Note: The IDE interface is realized by a JMicron JMB368 PCIe-to-IDE controller located on PCIe lane #6.

## 2.10.4 Serial ATA

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
SATA0_TX+ SATA0_TX-	O	SATA	3.3V	AC coupled on module		Serial ATA Channel 0 transmit differential pair.	PCH
SATA0_RX+ SATA0_RX-	I	SATA	3.3V	AC coupled on module		Serial ATA Channel 0 receive differential pair.	PCH
SATA1_TX+ SATA1_TX-	O	SATA	3.3V	AC coupled on module		Serial ATA Channel 1 transmit differential pair.	PCH
SATA1_RX+ SATA1_RX-	I	SATA	3.3V	AC coupled on module		Serial ATA Channel 1 receive differential pair.	PCH
SATA2_TX+ SATA2_TX-	O	SATA	3.3V	AC coupled on module		Serial ATA Channel 2 transmit differential pair.	PCH
SATA2_RX+ SATA2_RX-	I	SATA	3.3V	AC coupled on module		Serial ATA Channel 2 receive differential pair.	PCH
SATA3_TX+ SATA3_TX-	O	SATA	3.3V	AC coupled on module		Serial ATA Channel 3 transmit differential pair.	PCH
SATA3_RX+ SATA3_RX-	I	SATA	3.3V	AC coupled on module		Serial ATA Channel 3 receive differential pair.	PCH
ATA_ACT#	OD	CMOS	3.3V	5V /20 mA		SATA activity indicator, active low.	PCH

### 2.10.5 PCI Express Lanes

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
PCIE_TX[0:4]+ PCIE_TX[0:4]-	O	PCIe	3.3V	AC coupled on module		PCI Express Differential Transmit Pairs 0 through 4	PCH
PCIE_RX[0:4]+ PCIE_RX[0:4]-	I	PCIe	3.3V	AC coupled off module		PCI Express Differential Receive Pairs 0 through 4	PCH
PCIE_CLK_REF+ PCIE_CLK_REF-	O	PCIe CLK	3.3V			Differential Reference Clock output for all PCI Express and PCI Express Graphics lanes.	PCH

Note: PCIe lanes #5 is used on the CXB-6S module and therefore not available for externally by default.

### 2.10.6 PCI Express x16Graphic Lanes

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
PEG_TX[0:15]+ PEG_TX[0:15]-	O	PCIe	3.3V	AC coupled on module		PCI Express Graphics transmit differential pairs. These signals can also be used as standard PCI Express transmit lanes as PCIE_TX[16:31]+/- on type 4 and type 5 modules. Some of them are multiplexed with the digital display interface of the PCH (SDVO, DVI, HDMI or DisplayPort).	CPU
PEG_RX[0:15]+ PEG_RX[0:15]-	I	PCIe	3.3V	AC coupled off module		PCI Express Graphics receive differential pairs. These signals can also be used as standard PCI Express receive lanes as PCIE_RX[16:31]+/- on type 5 and type 5 modules. Some of these signals are multiplexed with the digital display interface of the PCH (SDVO, DVI, HDMI or DisplayPort).	CPU
PEG_RX5-	I/O	CMOS	3.3V	3.3V	iPD = 20 K $\Omega$	DDPC_CTRLDATA, strap option, Port C detect, iPD is disabled after PLTRST# de-assertion.	CPU
PEG_RX8-	I/O	CMOS	3.3V	3.3V	iPD = 20 K $\Omega$	DDPD_CTRLDATA, strap option, Port D detect, iPD is disabled after PLTRST# de-assertion.	CPU
PEG_LANE_RV#	I	CMOS	3.3V	3.3V	ePU = 5.7 K $\Omega$	PCI Express Graphics lane reversal input strap. Pull low on the carrier board to reverse lane order. Be aware that the digital display interface that share this interface do not support reverse order functionality if this strap is low.	CPU
PEG_ENABLE#	I	CMOS	3.3V	3.3V	ePU = 10 K $\Omega$	PCI Express x16 external Graphics Enable Signal. Pull low to enable the x16 interface (PEG or PCIe). Pull high or leave as no connect to switch the PCHs digital display interface (port B, port C and port D) to the COM Express connector.	PCH / MUX

Note: Module input signal PEG\_ENABLE# (D97) must be low to select PEG/PCIe functionality.

## 2.10.7 Express Card Support

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD	Description	Source / Target
EXCD[0]_CPPE#	I	CMOS	3.3V	3.3V	ePU = 10 K $\Omega$	ExpressCard card request, active low	PCH
EXCD[1]_CPPE#	I	CMOS	3.3V	3.3V	ePU = 10 K $\Omega$	ExpressCard card request, active low	PCH
EXCD[0]_RST#	O	CMOS	3.3V	3.3V	ePU = 8.2 K $\Omega$	ExpressCard reset, active low	PCH
EXCD[1]_RST#	O	CMOS	3.3V	3.3V	ePU = 8.2 K $\Omega$	ExpressCard reset, active low	PCH

## 2.10.8 PCI Bus

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
PCI_AD[0:31]	I/O	CMOS	3.3V	5V		PCI bus multiplexed address and data lines	XIO2001
PCI_C/BE[0:3]#	I/O	CMOS	3.3V	5V		PCI bus byte enable lines, active low	XIO2001
PCI_DEVSEL#	I/O	CMOS	3.3V	5V	ePU = 8.2 K $\Omega$	PCI bus Device Select, active low.	XIO2001
PCI_FRAME#	I/O	CMOS	3.3V	5V	ePU = 8.2 K $\Omega$	PCI bus Frame control line, active low.	XIO2001
PCI_IRDY#	I/O	CMOS	3.3V	5V	ePU = 8.2 K $\Omega$	PCI bus Initiator Ready control line, active low.	XIO2001
PCI_TRDY#	I/O	CMOS	3.3V	5V	ePU = 8.2 K $\Omega$	PCI bus Target Ready control line, active low.	XIO2001
PCI_STOP#	I/O	CMOS	3.3V	5V	ePU = 8.2 K $\Omega$	PCI bus STOP control line, active low, driven by cycle initiator.	XIO2001
PCI_PAR	I/O	CMOS	3.3V	5V		PCI bus parity	XIO2001
PCI_PERR#	I/O	CMOS	3.3V	5V	ePU = 8.2 K $\Omega$	Parity Error: An external PCI device drives PERR# when it receives data that has a parity error.	XIO2001
PCI_REQ[0:3]#	I	CMOS	3.3V	5V	ePU = 8.2 K $\Omega$	PCI bus master request input lines, active low.	XIO2001
PCI_GNT[0:3]#	O	CMOS	3.3V			PCI bus master grant output lines, active low.	XIO2001
PCI_RESET#	O	CMOS	3.3V			PCI Reset output, active low.	XIO2001
PCI_LOCK#	I/O	CMOS	3.3V	5V	ePU = 8.2 K $\Omega$	PCI Lock control line, active low.	XIO2001
PCI_SERR#	I/O OD	CMOS	3.3V	5V	ePU = 8.2 K $\Omega$	System Error: SERR# may be pulsed active by any PCI device that detects a system error condition.	XIO2001
PCI_PME#	I	CMOS	3.3V Sus	5V	ePU = 8.2 K $\Omega$	PCI Power Management Event: PCI peripherals drive PME# to wake system from low-power states S1–S5.	XIO2001
PCI_CLKRUN#	I/O	CMOS	3.3V	5V	ePU = 8.2 K $\Omega$	Bidirectional pin used to support PCI clock run protocol for mobile systems.	XIO2001
PCI_IRQ[A:D]#	I	CMOS	3.3V	5V	ePU = 8.2 K $\Omega$	PCI interrupt request lines.	XIO2001
PCI_CLK	O	CMOS	3.3V		eSR = 82 $\Omega$	PCI clock output. 33 MHz if PCI_M66EN = low, 66 MHz if PCI_M66EN = high or open.	XIO2001

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
PCI_M66EN	I	CMOS	3.3V	5V	ePU = 10 K $\Omega$	Module input signal indicates whether an off-module PCI device is capable of 66MHz operation. Pulled to GND by Carrier Board device or by Slot Card if the devices are NOT capable of 66 MHz operation.	XIO2001

Note: The PCI bus is realized by a Texas Instruments XIO2001 PCIe-to-PCI bridge located on PCIe lane #5. Therefore PCIe lane #5 isn't available for external use by default.

### 2.10.9 USB

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
USB[0:7]+ USB[0:7]-	I/O	USB	3.3V Sus	3.3V		USB differential pairs, channels 0 through 7	PCH
USB_0_1_OC#	I	CMOS	3.3V Sus	3.3V	ePU = 8.2 K $\Omega$	USB channels 0 and 1 over-current sense. A pull-up for this line is present on the module. An open drain driver from a USB current monitor on the Carrier Board may drive this line low. Do not pull this line high on the Carrier Board.	PCH
USB_2_3_OC#	I	CMOS	3.3V Sus	3.3V	ePU = 8.2 K $\Omega$	USB channels 2 and 3 over-current sense. A pull-up for this line is present on the module. An open drain driver from a USB current monitor on the Carrier Board may drive this line low. Do not pull this line high on the Carrier Board.	PCH
USB_4_5_OC#	I	CMOS	3.3V Sus	3.3V	ePU = 8.2 K $\Omega$	USB channels 4 and 5 over-current sense. A pull-up for this line is present on the module. An open drain driver from a USB current monitor on the Carrier Board may drive this line low. Do not pull this line high on the Carrier Board.	PCH
USB_6_7_OC#	I	CMOS	3.3V Sus	3.3V	ePU = 8.2 K $\Omega$	USB channels 6 and 7 over-current sense. A pull-up for this line is present on the module. An open drain driver from a USB current monitor on the Carrier Board may drive this line low. Do not pull this line high on the Carrier Board.	PCH

### 2.10.10 LPC Bus

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
LPC_AD[0:3]	I/O	CMOS	3.3V	3.3V	iPU = 20 K $\Omega$	LPC multiplexed address, command and data bus	PCH
LPC_FRAME#	O	CMOS	3.3V			LPC frame indicates the start of an LPC cycle	PCH
LPC_DRQ[0:1]#	I	CMOS	3.3V	3.3V	iPU = 20 K $\Omega$	LPC serial DMA request	PCH
LPC_SERIRQ	I/OD	CMOS	3.3V	3.3V	ePU = 200 $\Omega$	LPC serial interrupt	PCH
LPC_CLK	O	CMOS	3.3V		eSR = 22 $\Omega$	LPC clock output - 33MHz nominal	PCH

### 2.10.11 LVDS Flat Panel

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
LVDS_A[0:3]+ LVDS_A[0:3]-	O	LVDS				LVDS Channel A differential pairs	PCH
LVDS_A_CK+ LVDS_A_CK-	O	LVDS				LVDS Channel A differential clock	PCH
LVDS_B[0:3]+ LVDS_B[0:3]-	O	LVDS				LVDS Channel B differential pairs	PCH
LVDS_B_CK+ LVDS_B_CK-	O	LVDS				LVDS Channel B differential clock	PCH
LVDS_VDD_EN	O	CMOS	3.3V		ePD = 100 K $\Omega$	LVDS panel power enable	PCH
LVDS_BKLT_EN	O	CMOS	3.3V		ePD = 100 K $\Omega$	LVDS panel backlight enable	PCH
LVDS_BKLT_CTRL	O	CMOS	3.3V			LVDS panel backlight brightness control	PCH
LVDS_I2C_CK	O	CMOS	3.3V		ePU = 2.2 K $\Omega$	I2C clock output for LVDS display use	PCH
LVDS_I2C_DAT	I/OD	CMOS	3.3V	3.3V	ePU = 2.2 K $\Omega$ iPD = 20 K $\Omega$	I2C data line for LVDS display use LVDS detect, iPD is disabled after PLTRST# de-assertion.	PCH

### 2.10.12 Analog VGA

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
VGA_RED	O	Analog			ePD = 150 $\Omega$	Red for monitor. Analog DAC output, designed to drive a 37.5-Ohm equivalent load.	PCH
VGA_GRN	O	Analog			ePD = 150 $\Omega$	Green for monitor. Analog DAC output, designed to drive a 37.5-Ohm equivalent load.	PCH
VGA_BLU	O	Analog			ePD = 150 $\Omega$	Blue for monitor. Analog DAC output, designed to drive a 37.5-Ohm equivalent load.	PCH

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
VGA_HSYNC	O	CMOS	3.3V			Horizontal sync output to VGA monitor	PCH
VGA_VSYNC	O	CMOS	3.3V			Vertical sync output to VGA monitor	PCH
VGA_I2C_CK	O	CMOS	3.3V		ePU = 2.2 K $\Omega$	DDC clock line. I <sup>2</sup> C port dedicated to identify VGA monitor capabilities	PCH
VGA_I2C_DAT	I/OD	CMOS	3.3V	3.3V	ePU = 2.2 K $\Omega$	DDC data line. I <sup>2</sup> C port dedicated to identify VGA monitor capabilities	PCH

### 2.10.13 Digital Display Interfaces

The Intel Platform Controller Hub (PCH) provides three Digital Display Ports B, C and D that may be configured for SDVO, HDMI, DVI or DisplayPort functionality. These ports may be switched to the COM Express Connector C-D by a HIGH level on input signal PEG\_ENABLE# (D97) instead of the CPUs PCI Express Graphic lanes. The pin-out is chosen in a way that the digital display ports are accessible through special ADD2-Cards that can be plugged into the PEG slot on existing COM Express type 2 carrier boards. Be aware that the digital display interface does not support reverse order functionality if PEG\_LANE\_RV# strap is low.

#### 2.10.13.1 SVDO (Digital Display Port B only)

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
SDVOB_RED+ SDVOB_RED-	O	PCIe		AC coupled on module		Serial Digital Video B red output differential pair Multiplexed with PEG_TX[0]+ and PEG_TX[0]-	PCH
SDVOB_GRN+ SDVOB_GRN-	O	PCIe		AC coupled on module		Serial Digital Video B green output differential pair Multiplexed with PEG_TX[1]+ and PEG_TX[1]-	PCH
SDVOB_BLU+ SDVOB_BLU-	O	PCIe		AC coupled on module		Serial Digital Video B blue output differential pair Multiplexed with PEG_TX[2]+ and PEG_TX[2]-	PCH
SDVOB_CK+ SDVOB_CK-	O	PCIe		AC coupled on module		Serial Digital Video B clock output differential pair. Multiplexed with PEG_TX[3]+ and PEG_TX[3]-	PCH
SDVO_TVCLKIN+ SDVO_TVCLKIN-	I	PCIe		AC coupled off module		Serial Digital Video B TVOUT Synchronization Clock input differential pair. Multiplexed with PEG_RX[0]+ and PEG_RX[0]-	PCH
SDVO_INT+ SDVO_INT-	I	PCIe		AC coupled off module		Serial Digital Video Interrupt input differential pair. Multiplexed with PEG_RX[1]+ and PEG_RX[1]-	PCH
SDVO_FLDSTALL+ SDVO_FLDSTALL	I	PCIe		AC coupled off module		Serial Digital Video Field Stall input differential pair. Multiplexed with PEG_RX[2]+ and PEG_RX[2]-	PCH
SDVO_CTRLDATA	I/O	CMOS	3.3V	3.3V	iPD = 20 K $\Omega$	SDVO Control Data. Shared with port B HDMI/DVI, strap option, Port B detect, iPD is disabled after PLTRST# de-assertion.	PCH
SDVO_CTRLCLK	I/O	CMOS	3.3V	3.3V		SDVO Control Clock. Shared with port B HDMI/DVI	PCH

Note: PEG\_ENABLE# (D97) from the carrier board must be high to select SDVO.

## 2.10.13.2 DVI / HDMI

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
TMDSB_D[0:3]+ TMDSB_D[0:3]-	O	TMDS		AC coupled on module		Port B HDMI/DVI Data [0:3] output differential pairs. Multiplexed with PEG_TX[0:3]+ and PEG_TX[0:3]-	PCH
TMDSB_CTRLCLK	I/O	CMOS	3.3V	3.3V		Port B HDMI/DVI Control Clock. Shared with port B SDVO_CTRLCLK	PCH
TMDSB_CTRLDATA	I/O	CMOS	3.3V	3.3V	iPD = 20 K $\Omega$	Port B HDMI/DVI Control Data. Shared with port B SDVO_CTRLDATA, strap option, Port B detect, iPD is disabled after PLTRST# de-assertion.	PCH
TMDSB_HPD	I	CMOS	3.3V	3.3V		Port B HDMI/DVI Hot Plug Detect. Multiplexed with PEG_RX3+	PCH
TMDSC_D[0:3]+ TMDSC_D[0:3]-	O	TMDS		AC coupled on module		Port C HDMI/DVI Data [0:3] output differential pairs. Multiplexed with PEG_TX[4:7]+ and PEG_TX[4:7]-	PCH
TMDSC_CTRLCLK	I/O	CMOS	3.3V	3.3V		Port C HDMI/DVI Control Clock. Multiplexed with PEG_RX5+	PCH
TMDSC_CTRLDATA	I/O	CMOS	3.3V	3.3V	iPD = 20 K $\Omega$	Port C HDMI/DVI Control Data. Multiplexed with PEG_RX5-strap option, Port C detect, iPD is disabled after PLTRST# de-assertion.	PCH
DDPC_HPD	I	CMOS	3.3V	3.3V		Port C HDMI/DVI Hot Plug Detect. Multiplexed with PEG_RX7+	PCH
TMDSD_D[0:3]+ TMDSD_D[0:3]-	O	TMDS		AC coupled on module		Port D HDMI/DVI Data [0:3] output differential pairs. Multiplexed with PEG_TX[8:11]+ and PEG_TX[8:11]-	PCH
TMDSD_CTRLCLK	I/O	CMOS	3.3V	3.3V		Port D HDMI/DVI Control Clock. Multiplexed with PEG_RX8+	PCH
TMDSD_CTRLDATA	I/O	CMOS	3.3V	3.3V	iPD = 20 K $\Omega$	Port D HDMI/DVI Control Data. Multiplexed with PEG_RX8-strap option, Port D detect, iPD is disabled after PLTRST# de-assertion.	PCH
TMDSD_HPD	I	CMOS	3.3V	3.3V		Port D HDMI/DVI Hot Plug Detect. Multiplexed with PEG_RX11+	PCH

Notes: PEG\_ENABLE# (D97) from the carrier board must be high to select HDMI or DVI instead of PEG. Additional level shifters are required on the carrier board or ADD-2 card in order to translate TMDS data outputs into DVI / HDMI signal format.

Video BIOS supports only SDVO on digital display port B. Please ask your MSC representative if other options are required on port B.

### 2.10.13.3 DisplayPort

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
DPB_LANE[0:3]+ DPB_LANE[0:3]-	O			AC coupled on module		Port B DisplayPort Lane [0:3] differential pairs. Multiplexed with PEG_TX[0:3]+ and PEG_TX[0:3]-	PCH
DPB_AUX+ DPB_AUX-	I/O			AC coupled on module		Port B DisplayPort Aux control channel differential pair Multiplexed with PEG_RX4+ and PEG_RX4-	PCH
DPB_HPD	I	CMOS	3.3V	3.3V		Port B DisplayPort Hot Plug Detect. Multiplexed with PEG_RX3+	PCH
DPC_LANE[0:3]+ DPC_LANE[0:3]-	O			AC coupled on module		Port C DisplayPort Lane [0:3] differential pairs. Multiplexed with PEG_TX[4:7]+ and PEG_TX[4:7]-	PCH
DPC_AUX+ DPC_AUX-	I/O			AC coupled on module		Port B DisplayPort Aux control channel differential pair Multiplexed with PEG_RX6+ and PEG_RX6-	PCH
DPC_HPD	I	CMOS	3.3V	3.3V		Port C DisplayPort Hot Plug Detect. Multiplexed with PEG_RX7+	PCH
DPD_LANE[0:3]+ DPD_LANE[0:3]-	O			AC coupled on module		Port D DisplayPort Lane [0:3] differential pairs. Multiplexed with PEG_TX[8:11]+ and PEG_TX[8:11]-	PCH
DPD_AUX+ DPD_AUX-	I/O			AC coupled on module		Port D DisplayPort Aux control channel differential pair Multiplexed with PEG_RX10+ and PEG_RX10-	PCH
DPD_HPD	I	CMOS	3.3V	3.3V		Port D DisplayPort Hot Plug Detect. Multiplexed with PEG_RX11+	PCH

Note: PEG\_ENABLE# (D97) from the carrier board must be high to select DisplayPort instead of PEG.



### 2.10.14 Miscellaneous

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
I2C_CK	I/O OD	CMOS	3.3V (3.3V Sus)		ePU = 2.2 K $\Omega$	General purpose I2C port clock output	PCH GPIO47
I2C_DAT	I/O OD	CMOS	3.3V (3.3V Sus)	3.3V	ePU = 2.2 K $\Omega$	General purpose I2C port data I/O line	PCH GPIO56
SPKR	O	CMOS	3.3V			Output for audio enunciator - the "speaker" in PC-AT systems	PCH
BIOS_DIS[1:0]#	I	CMOS	3.3V		ePU = 5 K $\Omega$	Module BIOS disable inputs [1:0]#	PCH
WDT	O	CMOS	3.3V		ePD = 10 K $\Omega$	Active high output indicating that a watchdog time-out has occurred.	PIC12F509
KBD_RST#	I	CMOS	3.3V	3.3V	ePU = 10 K $\Omega$	Input to module from (optional) external keyboard controller that can force a reset. Pulled high on the module. This is a legacy artifact of the PC-AT.	PCH
KBD_A20GATE	I	CMOS	3.3V	3.3V	ePU = 10 K $\Omega$	Input to module from (optional) external keyboard controller that can be used to control the CPU A20 gate line. The A20GATE restricts the memory access to the bottom megabyte and is a legacy artifact of the PC- AT. Pulled high on the module.	PCH

Note: COM Express Specification R2.1 redefines the I2C bus to be in the suspend plane 3.3V\_SUS rather than in the 3.3V plane.

To avoid leakage current into carrier boards that were designed upon earlier COM Express specifications the MSC CXB-6S modules hold these pins in the 3.3V-plane. Alternatively the I2C bus can be switched to the 3.3V\_SUS plane as an assembly option. Please contact your MSC representative if you will need this option.

The I2C pins are implemented by bit banging at GPIOs. As a result, the maximal I2C bus speed depends on CPU performance.

## 2.10.15 Power and System Management

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
PWRBTN#	I	CMOS	3.3V Sus	3.3V	ePU = 10 K $\Omega$ iPU = 20 K $\Omega$	Power button to bring system out of or into Suspend states, active on falling edge after 16 ms debounce.	PCH
SYS_RESET#	I	CMOS	3.3V	3.3V	ePU = 10 K $\Omega$	Reset button input.  When the SYS_RESET# pin is detected as active after the 16 ms debounce logic, the ICH attempts to perform a "graceful" reset, by waiting up to 25 ms for the SMBus to go idle. If the SMBus is idle when the pin is detected active, the reset occurs immediately; otherwise, the counter starts. If at any point during the count the SMBus goes idle the reset occurs. If, however, the counter expires and the SMBus is still active, a reset is forced upon the system even though activity is still occurring.  Once the reset is asserted, it remains asserted for 5 to 6 ms regardless of whether the SYS_RESET# input remains asserted or not. It cannot occur again until SYS_RESET# has been detected inactive after the debounce logic, and the system is back to a full S0 state.  This behavior is a result of Intel ICH internal chipset logic which is different to the COM Express Module Base Specification stating that the system shall remain in reset as long as SYS_RESET# input is low.	PCH
CB_RESET#	O	CMOS	3.3V	3.3V	eSR = 22 $\Omega$	Reset output from module to Carrier Board. Active low. Issued by module chipset and may result from a low SYS_RESET# input, a low PWR_OK input, a VCC_12V power input that falls below the minimum specification, a watchdog timeout, or may be initiated by the module software.	PCH
PWR_OK	I	CMOS	3.3V Sus	3.3V	ePU = 220 K $\Omega$	Power OK from main power supply. A high value indicates that the power is good.	Power Good logic
SUS_STAT#	O	CMOS	3.3V Sus	3.3V		Indicates imminent suspend operation; used to notify LPC devices.	PCH
SUS_S3#	O	CMOS	3.3V Sus	3.3V		Indicates system is in Suspend to RAM state. Active low output.	PCH
SUS_S4#	O	CMOS	3.3V Sus	3.3V		Indicates system is in Suspend to Disk state. Active low output.	PCH
SUS_S5#	O	CMOS	3.3V Sus	3.3V		Indicates system is in Soft Off state. Also known as "PS_ON" and can be used to control an ATX power supply.	PCH
WAKE0#	I	CMOS	3.3V Sus	3.3V	ePU = 1.2 K $\Omega$	PCI Express wake up signal.	PCH
WAKE1#	I	CMOS	3.3V Sus	3.3V	ePU = 10 K $\Omega$	General purpose wake up signal. May be used to implement wake-up on PS2 keyboard or mouse activity.	PCH GPIO13

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
BATLOW#	I	CMOS	3.3V Sus	3.3V	ePU = 8.2 K $\Omega$	Indicates that external battery is low.	PCH
THRM#	I	CMOS	3.3V	3.3V	ePU = 10 K $\Omega$	Input from off-module temperature sensor indicating an over-temp situation.	PCH GPIO0
THERMTRIP#	OD	CMOS	3.3V	3.3V	ePU = 330 $\Omega$	Active low output indicating that the CPU has entered thermal shutdown.	CPU, PCH
SMB_CK	I/O OD	CMOS	3.3V Sus	3.3V	ePU = 2.2 K $\Omega$	System Management Bus bidirectional clock line. Power sourced through 5V standby rail and main power rails.	PCH
SMB_DAT	I/O OD	CMOS	3.3V Sus	3.3V	ePU = 2.2 K $\Omega$	System Management Bus bidirectional data line. Power sourced through 5V standby rail and main power rails.	PCH
SMB_ALERT#	I	CMOS	3.3V Sus	3.3V	ePU = 10 K $\Omega$	System Management Bus Alert – active low input can be used to generate an SMI# (System Management Interrupt) or to wake the system. Power sourced through 5V standby rail and main power rails.	PCH

#### 2.10.16 General Purpose I/O

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
GPI[0:3]	I	CMOS	3.3V	3.3V	ePU = 10 K $\Omega$	General purpose output pins. Upon a hardware reset, these outputs are low.	PCH GPIO[38, 39, 48, 49]
GPO[0:3]	O	CMOS	3.3V			General purpose input pins. Pulled high internally on the module.	PCH GPIO[24, 35, 70, 71]

## 2.10.17 SPI Interface

Signal	Pin Type	Signal Level	Power Rail	Rem. / Tol.	PU/PD/SR	Description	Source / Target
SPI_CS#	O	CMOS	3.3V Sus		ePU = 10 K $\Omega$	Chip select for Carrier Board SPI - may be sourced from chipset SPI0 or SPI1.	PCH
SPI_MISO	I	CMOS	3.3V Sus	3.3V	eSR = 47 $\Omega$	Data in to Module from Carrier SPI.	PCH
SPI_MOSI	O	CMOS	3.3V Sus		eSR = 47 $\Omega$	Data out from Module to Carrier SPI.	PCH
SPI_CLK	O	CMOS	3.3V Sus		eSR = 47 $\Omega$	Clock from Module to Carrier SPI.	PCH
SPI_POWER	O	Power	3.3V Sus			Power supply for Carrier Board SPI – sourced from Module – nominally 3.3V. The Module shall provide a minimum of 100mA on SPI_POWER. Carriers shall use less than 100mA of SPI_POWER. SPI_POWER shall only be used to power SPI devices on the Carrier.	PCH
BIOS_DIS [1:0]#	I	CMOS	3.3V Sus	3.3V	ePU = 10 K $\Omega$	Selection straps to determine the BIOS boot device.	PCH
						BIOS_DIS[1:0]#    SPI_CS1# Destination    SPI_CS0# Destination    Carrier SPI_CS#    SPI Descriptor    BIOS Entry	
						1    1    Module    Module    HIGH    Module    SPI0/SPI1	
						1    0    Module    Module    HIGH    Module    Carrier FWH	
						0    1    Module    Carrier    SPI0    Carrier    SPI0/SPI1	
						0    0    Carrier    Module    SPI1    Module    SPI0/SPI1	

## 2.10.18 Module Type Definition

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target																												
TYPE[0:2]#	O			On Type 2 module, all Type Detect pins are n.c.		<p>The TYPE pins indicate to the Carrier Board the Pin-out Type that is implemented on the module. The pins are tied on the module to either ground (GND) or are no-connects (NC). For Pin-out Type 1, these pins are don't care (X).</p> <table><tr><td>TYPE2#</td><td>TYPE1#</td><td>TYPE0#</td><td></td></tr><tr><td>X</td><td>X</td><td>X</td><td>Pin-out Type 1</td></tr><tr><td><b>NC</b></td><td><b>NC</b></td><td><b>NC</b></td><td><b>Pin-out Type 2</b></td></tr><tr><td>NC</td><td>NC</td><td>GND</td><td>Pin-out Type 3 (no IDE)</td></tr><tr><td>NC</td><td>GND</td><td>NC</td><td>Pin-out Type 4 (no PCI)</td></tr><tr><td>NC</td><td>GND</td><td>GND</td><td>Pin-out Type 5 (no IDE, no PCI)</td></tr><tr><td>GND</td><td>NC</td><td>NC</td><td>Pin-out Type 6 (no IDE, no PCI)</td></tr></table> <p>The Carrier Board should implement combinatorial logic that monitors the module TYPE pins and keeps power off (e.g deactivates the ATX_ON signal for an ATX power supply) if an incompatible module pin- out type is detected. The Carrier Board logic may also implement a fault indicator such as a LED.</p>	TYPE2#	TYPE1#	TYPE0#		X	X	X	Pin-out Type 1	<b>NC</b>	<b>NC</b>	<b>NC</b>	<b>Pin-out Type 2</b>	NC	NC	GND	Pin-out Type 3 (no IDE)	NC	GND	NC	Pin-out Type 4 (no PCI)	NC	GND	GND	Pin-out Type 5 (no IDE, no PCI)	GND	NC	NC	Pin-out Type 6 (no IDE, no PCI)	Carrier board logic
TYPE2#	TYPE1#	TYPE0#																																	
X	X	X	Pin-out Type 1																																
<b>NC</b>	<b>NC</b>	<b>NC</b>	<b>Pin-out Type 2</b>																																
NC	NC	GND	Pin-out Type 3 (no IDE)																																
NC	GND	NC	Pin-out Type 4 (no PCI)																																
NC	GND	GND	Pin-out Type 5 (no IDE, no PCI)																																
GND	NC	NC	Pin-out Type 6 (no IDE, no PCI)																																
TYPE10#	O			On COMX Rev 2.1 Type 2 modules this pin is n.c.		<p>Dual use pin. Indicates to the Carrier Board that a Type 10 Module is installed. Indicates to the Carrier that a Rev 1.0/2.0 Module is installed TYPE10# NC Pin-out R2.0 PD Pin-out Type 10 pull down to ground with 4.7K resistor 12V Pin-out R1.0 This pin is reclaimed from the VCC_12V pool. In R1.0 Modules this pin will connect to other VCC_12V pins. In R2.0 this pin is defined as a no connect for types 1-6. A Carrier can detect a R1.0 Module by the presence of 12V on this pin. R2.0 Module types 1-6 will no connect this pin. Type 10 Modules shall pull this pin to ground through a 4.7K resistor.</p>	Carrier board logic																												

**2.10.19 Power and GND**

Signal	Pin Type	Signal Level	Power Rail	Remark / Tolerance	PU/PD/SR	Description	Source / Target
VCC_12V	Power		12V ( $\pm 5\%$ )			Primary power input: +12V ( $\pm 5\%$ )	Voltage Regulators
VCC_5V_SBY	Power		5V ( $\pm 5\%$ )			Standby power input: +5.0V ( $\pm 5\%$ ) If VCC5_SBY is used, all available VCC_5V_SBY pins on the connector(s) shall be used. Only used for standby and suspend functions. May be left unconnected if these functions are not used in the system design.	VCC3.3V SUS regulator
VCC_RTC	Power					Real-time clock circuit-power input : +3.0V (+2.0V to +3.3V)	PCH
GND	Power					Ground - DC power and signal and AC signal return path. All available GND connector pins shall be used and tied to Carrier Board GND plane.	

## 2.11 Pin List for MSC CXB-6S module (Type 2)

Row A		Row B		Row C		Row D	
A1	GND (FIXED)	B1	GND (FIXED)	C1	GND (FIXED)	D1	GND (FIXED)
A2	GBE0_MDI3-	B2	GBE0_ACT#	C2	IDE_D7	D2	IDE_D5
A3	GBE0_MDI3+	B3	LPC_FRAME#	C3	IDE_D6	D3	IDE_D10
A4	GBE0_LINK100#	B4	LPC_AD0	C4	IDE_D3	D4	IDE_D11
A5	GBE0_LINK1000#	B5	LPC_AD1	C5	IDE_D15	D5	IDE_D12
A6	GBE0_MDI2-	B6	LPC_AD2	C6	IDE_D8	D6	IDE_D4
A7	GBE0_MDI2+	B7	LPC_AD3	C7	IDE_D9	D7	IDE_D0
A8	GBE0_LINK#	B8	LPC_DRQ0#	C8	IDE_D2	D8	IDE_REQ
A9	GBE0_MDI1-	B9	LPC_DRQ1#	C9	IDE_D13	D9	IDE_IOW#
A10	GBE0_MDI1+	B10	LPC_CLK	C10	IDE_D1	D10	IDE_ACK#
A11	GND (FIXED)	B11	GND (FIXED)	C11	GND (FIXED)	D11	GND (FIXED)
A12	GBE0_MDI0-	B12	PWRBTN#	C12	IDE_D14	D12	IDE_IRQ
A13	GBE0_MDI0+	B13	SMB_CK	C13	IDE_IORDY	D13	IDE_A0
A14	GBE0_CTREF	B14	SMB_DAT	C14	IDE_IOR#	D14	IDE_A1
A15	SUS_S3#	B15	SMB_ALERT#	C15	PCI_PME#	D15	IDE_A2
A16	SATA0_TX+	B16	SATA1_TX+	C16	PCI_GNT2#	D16	IDE_CS1#
A17	SATA0_TX-	B17	SATA1_TX-	C17	PCI_REQ2#	D17	IDE_CS3#
A18	SUS_S4#	B18	SUS_STAT#	C18	PCI_GNT1#	D18	IDE_RESET#
A19	SATA0_RX+	B19	SATA1_RX+	C19	PCI_REQ1#	D19	PCI_GNT3#
A20	SATA0_RX-	B20	SATA1_RX-	C20	PCI_GNT0#	D20	PCI_REQ3#
A21	GND (FIXED)	B21	GND (FIXED)	C21	GND (FIXED)	D21	GND (FIXED)
A22	SATA2_TX+	B22	SATA3_TX+	C22	PCI_REQ0#	D22	PCI_AD1
A23	SATA2_TX-	B23	SATA3_TX-	C23	PCI_RESET#	D23	PCI_AD3
A24	SUS_S5#	B24	PWR_OK	C24	PCI_AD0	D24	PCI_AD5
A25	SATA2_RX+	B25	SATA3_RX+	C25	PCI_AD2	D25	PCI_AD7
A26	SATA2_RX-	B26	SATA3_RX-	C26	PCI_AD4	D26	PCI_C/BE0#
A27	BATLOW#	B27	WDT	C27	PCI_AD6	D27	PCI_AD9
A28	(S)ATA_ACT#	B28	AC/HDA_SDIN2	C28	PCI_AD8	D28	PCI_AD11
A29	AC/HDA_SYNC	B29	AC/HDA_SDIN1	C29	PCI_AD10	D29	PCI_AD13
A30	AC/HDA_RST#	B30	AC/HDA_SDIN0	C30	PCI_AD12	D30	PCI_AD15
A31	GND (FIXED)	B31	GND (FIXED)	C31	GND (FIXED)	D31	GND (FIXED)
A32	AC/HDA_BITCLK	B32	SPKR	C32	PCI_AD14	D32	PCI_PAR
A33	AC/HDA_SDOUT	B33	I2C_CK	C33	PCI_C/BE1#	D33	PCI_SERR#
A34	BIOS_DIS0#	B34	I2C_DAT	C34	PCI_PERR#	D34	PCI_STOP#
A35	THRMTRIP#	B35	THRM#	C35	PCI_LOCK#	D35	PCI_TRDY#
A36	USB6-	B36	USB7-	C36	PCI_DEVSEL#	D36	PCI_FRAME#
A37	USB6+	B37	USB7+	C37	PCI_IRDY#	D37	PCI_AD16
A38	USB_6_7_OC#	B38	USB_4_5_OC#	C38	PCI_C/BE2#	D38	PCI_AD18
A39	USB4-	B39	USB5-	C39	PCI_AD17	D39	PCI_AD20
A40	USB4+	B40	USB5+	C40	PCI_AD19	D40	PCI_AD22
A41	GND (FIXED)	B41	GND (FIXED)	C41	GND (FIXED)	D41	GND (FIXED)
A42	USB2-	B42	USB3-	C42	PCI_AD21	D42	PCI_AD24
A43	USB2+	B43	USB3+	C43	PCI_AD23	D43	PCI_AD26
A44	USB_2_3_OC#	B44	USB_0_1_OC#	C44	PCI_C/BE3#	D44	PCI_AD28
A45	USB0-	B45	USB1-	C45	PCI_AD25	D45	PCI_AD30
A46	USB0+	B46	USB1+	C46	PCI_AD27	D46	PCI_IRQC#
A47	VCC_RTC	B47	EXCD1_PERST#	C47	PCI_AD29	D47	PCI_IRQD#
A48	EXCD0_PERST#	B48	EXCD1_CPPE#	C48	PCI_AD31	D48	PCI_CLKRUN#
A49	EXCD0_CPPE#	B49	SYS_RESET#	C49	PCI_IRQA#	D49	PCI_M66EN
A50	LPC_SERIRQ	B50	CB_RESET#	C50	PCI_IRQB#	D50	PCI_CLK

Row A		Row B		Row C		Row D	
A51	GND (FIXED)	B51	GND (FIXED)	C51	GND (FIXED)	D51	GND (FIXED)
A52	PCIE_TX5+	B52	PCIE_RX5+	C52	PEG_RX0+	D52	PEG_TX0+
A53	PCIE_TX5-	B53	PCIE_RX5-	C53	PEG_RX0-	D53	PEG_TX0-
A54	GPI0	B54	GPO1	C54	TYPE0#	D54	PEG_LANE_RV#
A55	PCIE_TX4+	B55	PCIE_RX4+	C55	PEG_RX1+	D55	PEG_TX1+
A56	PCIE_TX4-	B56	PCIE_RX4-	C56	PEG_RX1-	D56	PEG_TX1-
A57	GND	B57	GPO2	C57	TYPE1#	D57	TYPE2#
A58	PCIE_TX3+	B58	PCIE_RX3+	C58	PEG_RX2+	D58	PEG_TX2+
A59	PCIE_TX3-	B59	PCIE_RX3-	C59	PEG_RX2-	D59	PEG_TX2-
A60	GND (FIXED)	B60	GND (FIXED)	C60	GND (FIXED)	D60	GND (FIXED)
A61	PCIE_TX2+	B61	PCIE_RX2+	C61	PEG_RX3+	D61	PEG_TX3+
A62	PCIE_TX2-	B62	PCIE_RX2-	C62	PEG_RX3-	D62	PEG_TX3-
A63	GPI1	B63	GPO3	C63	RSVD	D63	RSVD
A64	PCIE_TX1+	B64	PCIE_RX1+	C64	RSVD	D64	RSVD
A65	PCIE_TX1-	B65	PCIE_RX1-	C65	PEG_RX4+	D65	PEG_TX4+
A66	GND	B66	WAKE0#	C66	PEG_RX4-	D66	PEG_TX4-
A67	GPI2	B67	WAKE1#	C67	RSVD	D67	GND
A68	PCIE_TX0+	B68	PCIE_RX0+	C68	PEG_RX5+	D68	PEG_TX5+
A69	PCIE_TX0-	B69	PCIE_RX0-	C69	PEG_RX5-	D69	PEG_TX5-
A70	GND (FIXED)	B70	GND (FIXED)	C70	GND (FIXED)	D70	GND (FIXED)
A71	LVDS_A0+	B71	LVDS_B0+	C71	PEG_RX6+	D71	PEG_TX6+
A72	LVDS_A0-	B72	LVDS_B0-	C72	PEG_RX6-	D72	PEG_TX6-
A73	LVDS_A1+	B73	LVDS_B1+	C73	SDVO_DATA	D73	SDVO_CLK
A74	LVDS_A1-	B74	LVDS_B1-	C74	PEG_RX7+	D74	PEG_TX7+
A75	LVDS_A2+	B75	LVDS_B2+	C75	PEG_RX7-	D75	PEG_TX7-
A76	LVDS_A2-	B76	LVDS_B2-	C76	GND	D76	GND
A77	LVDS_VDD_EN	B77	LVDS_B3+	C77	RSVD	D77	IDE_CBLID#
A78	LVDS_A3+	B78	LVDS_B3-	C78	PEG_RX8+	D78	PEG_TX8+
A79	LVDS_A3-	B79	LVDS_BKLT_EN	C79	PEG_RX8-	D79	PEG_TX8-
A80	GND (FIXED)	B80	GND (FIXED)	C80	GND (FIXED)	D80	GND (FIXED)
A81	LVDS_A_CK+	B81	LVDS_B_CK+	C81	PEG_RX9+	D81	PEG_TX9+
A82	LVDS_A_CK-	B82	LVDS_B_CK-	C82	PEG_RX9-	D82	PEG_TX9-
A83	LVDS_I2C_CK	B83	LVDS_BKLT_CTRL	C83	RSVD	D83	RSVD
A84	LVDS_I2C_DAT	B84	VCC_5V_SBY	C84	GND	D84	GND
A85	GPI3	B85	VCC_5V_SBY	C85	PEG_RX10+	D85	PEG_TX10+
A86	KBD_RST#	B86	VCC_5V_SBY	C86	PEG_RX10-	D86	PEG_TX10-
A87	KBD_A20GATE	B87	VCC_5V_SBY	C87	GND	D87	GND
A88	PCIE0_CK_REF+	B88	BIOS_DIS1#	C88	PEG_RX11+	D88	PEG_TX11+
A89	PCIE0_CK_REF-	B89	VGA_RED	C89	PEG_RX11-	D89	PEG_TX11-
A90	GND (FIXED)	B90	GND (FIXED)	C90	GND (FIXED)	D90	GND (FIXED)
A91	SPI_POWER	B91	VGA_GRN	C91	PEG_RX12+	D91	PEG_TX12+
A92	SPI_MISO	B92	VGA_BLU	C92	PEG_RX12-	D92	PEG_TX12-
A93	GPO0	B93	VGA_HSYNC	C93	GND	D93	GND
A94	SPI_CLK	B94	VGA_VSYNC	C94	PEG_RX13+	D94	PEG_TX13+
A95	SPI_MOSI	B95	VGA_I2C_CK	C95	PEG_RX13-	D95	PEG_TX13-
A96	GND	B96	VGA_I2C_DAT	C96	GND	D96	GND
A97	TYPE10#	B97	SPI_CS#	C97	RSVD	D97	PEG_ENABLE#
A98	RSVD	B98	RSVD	C98	PEG_RX14+	D98	PEG_TX14+
A99	RSVD	B99	RSVD	C99	PEG_RX14-	D99	PEG_TX14-
A100	GND (FIXED)	B100	GND (FIXED)	C100	GND (FIXED)	D100	GND (FIXED)
A101	RSVD	B101	RSVD	C101	PEG_RX15+	D101	PEG_TX15+
A102	RSVD	B102	RSVD	C102	PEG_RX15-	D102	PEG_TX15-
A103	RSVD	B103	RSVD	C103	GND	D103	GND
A104	VCC_12V	B104	VCC_12V	C104	VCC_12V	D104	VCC_12V
A105	VCC_12V	B105	VCC_12V	C105	VCC_12V	D105	VCC_12V
A106	VCC_12V	B106	VCC_12V	C106	VCC_12V	D106	VCC_12V
A107	VCC_12V	B107	VCC_12V	C107	VCC_12V	D107	VCC_12V
A108	VCC_12V	B108	VCC_12V	C108	VCC_12V	D108	VCC_12V
A109	VCC_12V	B109	VCC_12V	C109	VCC_12V	D109	VCC_12V
A110	GND (FIXED)	B110	GND (FIXED)	C110	GND (FIXED)	D110	GND (FIXED)

= not supported on standard MSC CXB-6S modules.



## 2.12 DDI Port Pin Assignment

The pin assignment of the PEG port can be switched from PEG signals to Digital Display Interface signals. (Refer to chapter 2.10.13)

COM Express Connector		COM Express pin D97 PEG_ENABLE# = 1					
Name	Pin	SDVO		HDMI/DVI		DisplayPort	
		Signal	Description	Signal	Description	Signal	Description
PEG_RX0+	C52	SDVO_TVCLKIN+	SDVO TVOUT				
PEG_RX0-	C53	SDVO_TVCLKIN-	Synchronization Clock				
PEG_RX1+	C55	SDVOB_INT+	SDVO Port B Interrupt				
PEG_RX1-	C56	SDVOB_INT-	Input Differential Pair				
PEG_RX2+	C58	SDVOB_FLDSTALL+	SDVO Field Stall Input				
PEG_RX2-	C59	SDVOB_FLDSTALL-	Differential Pair				
PEG_RX3+	C61			TMDSB_HPD	HDMI Port B Hot Plug Detect	DPB_HPD	DisplayPort B Hot Plug Detect
PEG_RX4+	C65					DPB_AUX+	DisplayPort B Auxiliary
PEG_RX4-	C66					DPB_AUX-	Differential Pair
PEG_RX5+	C68			TMDSC_CTRLCLK	HDMI Port C Control Clock (I <sup>2</sup> C)	DPC_CTRLDATA <sup>1)</sup> Refer to Note 1)	
PEG_RX5-	C69			TMDSC_CTRLDATA <sup>1)</sup>	HDMI Port C Control Data (I <sup>2</sup> C)		
PEG_RX6+	C71					DPC_AUX+	DisplayPort C Lane3
PEG_RX6-	C72					DPC_AUX-	differential Pair
SDVO_CTRLDATA <sup>1)</sup>	C73	SDVO_CTRLDATA <sup>1)</sup>	SDVO Control Data (I <sup>2</sup> C)	TMDSB_CTRLDATA <sup>1)</sup>	HDMI Port B Control Data (I <sup>2</sup> C)	DPB_CTRLDATA <sup>1)</sup>	Refer to Note 1)
PEG_RX7+	C74			TMDSC_HPD	HDMI Port C Hot Plug Detect	DPC_HPD	DisplayPort C Hot Plug Detect
PEG_RX8+	C78			TMDSD_CTRLCLK	HDMI Port D Control Clock (I <sup>2</sup> C)	DPD_CTRLDATA <sup>1)</sup> Refer to Note 1)	
PEG_RX8-	C79			TMDSD_CTRLDATA <sup>1)</sup>	HDMI Port D Control Data (I <sup>2</sup> C)		
PEG_RX10+	C85					DPD_AUX+	DisplayPort D Auxiliary
PEG_RX10-	C86					DPD_AUX-	Differential Pair
PEG_RX11+	C88			TMDSD_HPD	HDMI Port D Hot Plug Detect	DPD_HPD	DisplayPort D Hot Plug Detect
PEG_RX11-	C89						
PEG_TX0+	D52	SDVOB_RED+	SDVO Port B Red	TMDSB_DATA2+	HDMI Port B Data 2 Differential	DPB_LANE0+	DisplayPort B Lane0
PEG_TX0-	D53	SDVOB_RED-	Differential Pair	TMDSB_DATA2-	Pair	DPB_LANE0-	differential Pair
SDVO_CTRLCLK	D73	SDVO_CTRLCLK	SDVO Control Clock (I <sup>2</sup> C)	TMDSB_CTRLCLK	HDMI Port B Control Clock (I <sup>2</sup> C)		
PEG_TX1+	D55	SDVOB_GRN+	SDVO Port B Green	TMDSB_DATA1+	HDMI Port B Data 1 Differential	DPB_LANE1+	DisplayPort B Lane1
PEG_TX1-	D56	SDVOB_GRN-	Differential Pair	TMDSB_DATA1-	Pair	DPB_LANE1-	differential Pair
PEG_TX2+	D58	SDVOB_BLU+	SDVO Port B Blue	TMDSB_DATA0+	HDMI Port B Data 0 Differential	DPB_LANE2+	DisplayPort B Lane2
PEG_TX2-	D59	SDVOB_BLU-	Differential Pair	TMDSB_DATA0-	Pair	DPB_LANE2-	differential Pair

COM Express Connector		COM Express pin D97 PEG_ENABLE# = 1							
Name	Pin	SDVO		HDMI/DVI		DisplayPort			
		Signal	Description	Signal	Description	Signal	Description		
PEG_TX3+	D61	SDVOB_CK+	SDVO Port B Clock Differential Pair	TMDSB_CK+	HDMI Port B Clock Differential Pair	DPB_LANE3+	DisplayPort B differential Pair	B	Lane3
PEG_TX3-	D62	SDVOB_CK-		TMDSB_CK-		DPB_LANE3-			
PEG_TX4+	D65			TMDSC_DATA2+	HDMI Port C Data 2 Differential Pair	DPC_LANE0+	DisplayPort C differential Pair	C	Lane0
PEG_TX4-	D66			TMDSC_DATA2-		DPC_LANE0-			
PEG_TX5+	D68			TMDSC_DATA1+	HDMI Port C Data 1 Differential Pair	DPC_LANE1+	DisplayPort C differential Pair	C	Lane1
PEG_TX5-	D69			TMDSC_DATA1-		DPC_LANE1-			
PEG_TX6+	D71			TMDSC_DATA0+	HDMI Port C Data 0 Differential Pair	DPC_LANE2+	DisplayPort C differential Pair	C	Lane2
PEG_TX6-	D72			TMDSC_DATA0-		DPC_LANE2-			
PEG_TX7+	D74			TMDSC_CK+	HDMI Port C Clock Differential Pair	DPC_LANE3+	DisplayPort C differential Pair	C	Lane3
PEG_TX7-	D75			TMDSC_CK-		DPC_LANE3-			
PEG_TX8+	D78			TMDSD_DATA2+	HDMI Port D Data 2 Differential Pair	DPD_LANE0+	DisplayPort D differential Pair	D	Lane0
PEG_TX8-	D79			TMDSD_DATA2-		DPD_LANE0-			
PEG_TX9+	D81			TMDSD_DATA1+	HDMI Port D Data 1 Differential Pair	DPD_LANE1+	DisplayPort D differential Pair	D	Lane1
PEG_TX9-	D82			TMDSD_DATA1-		DPD_LANE1-			
PEG_TX10+	D85			TMDSD_DATA0+	HDMI Port D Data 0 Differential Pair	DPD_LANE2+	DisplayPort D differential Pair	D	Lane2
PEG_TX10-	D86			TMDSD_DATA0-		DPD_LANE2-			
PEG_TX11+	D88			TMDSD_CK+	HDMI Port D Clock Differential Pair	DPD_LANE3+	DisplayPort D differential Pair	D	Lane3
PEG_TX11-	D89			TMDSD_CK-		DPD_LANE3-			

1) CTRLDATA pins do have strap functionality and are sampled during power up. A high level on these pins enables the appropriate DDI port B, C or D inside the PCH.


## 3 Jumpers and Connectors

### 3.1 Jumpers

There are four jumpers available on the module:

- RTC Reset: By shorting the pins of this jumper, the RTC Clock is reset and the values of the CMOS NV-RAM are cleared.
- SRTC Reset: By shorting the pins of this jumper, the manageability register bits in the CMOS NV-RAM are reset.
- Clear Backup EEPROM: By shorting the pins of this jumper during boot, the values of the Backup EEPROM and the values of the NV-ROM are invalidated, thus forcing the board to start up with default values.
- BIOS Recovery: By shorting the pins of this jumper during boot the system is forced into crisis recovery mode. See chapter [6.5](#) for how to use the Bios Recovery.

These jumpers are located at the top side of the board at the border.



## 3.2 Fan Connector

The connector of the fan is located at top side of the CPU module, directly beneath the CPU:

The following connector type is used:

- JST S4B-PH-SM4-TB

The fan itself should be equipped with a JST PHR-4 connector and one of the following contact types:

- SPH-002T-P0.5S (AWG# 30-24), SPH-002T-P0.5L (AWG# 28-24) or SPH-004T-P0.5S (AWG# 32-28)

The pinning is as following:

Pin	Signal	Description
1	GND	GND
2	V12FAN	+12V fan supply voltage.
3	TACHO	Input for the tachometer signal of the fan (O.C.)
4	PWM	Output of the PWM-Signal for fan speed control.

The fan control circuit was designed and tested with 9PH0812P7S06 (12V, 0.26A). The use of a 6 Watt fan is allowed.

## 4 Watchdog

The CXB-6S board has a watchdog function implemented in a PIC Microcontroller.

The watchdog can be enabled and configured in the BIOS Setup.

If the watchdog is enabled a counter is started which generates a reset if it is not retriggered within a programmable time window.

Possible watchdog delays: 1s, 5s, 10s, 30s, 1min, 5min, 10min, 30min Possible watchdog timeout: 0.4s, 1s, 5s, 10s, 30s, 1min, 5min, 10min The time delay starts as soon as it is enabled in the BIOS.

MSC provides a software API which gives the application software access to the Watchdog functionality if needed.

## 5 System resources

### 5.1 PCI IRQ Routing

		Interrupts of Controller (PCH)								
Slot Number (or Onboard Device)	IDSEL # or DEV/Func	Bus #	PIRQ 0 (INT A)	PIRQ 1 (INT B)	PIRQ 2 (INT C)	PIRQ 3 (INT D)	PIRQ 4 (INT E)	PIRQ 5 (INT F)	PIRQ 6 (INT G)	PIRQ 7 (INT H)
Intel Integrated Graphic Device	2/0	0	x							
SA Thermal Device	4/0	0	x							
SATA #0, SATA #1, SATA RAID Controller	1F/2	0						x		
Onboard PATA Controller (JMICRON)	0/0	dyn			A					
SMBus Controller	1F/3	0							x	
Thermal Controller	1F/6	0							x	
EHCI #0	1D/0	0								x
EHCI #1	1A/0	0						x		
HD Audio	1B/0	0							x	
GbE Controller	19/0	0					x			
Management Engine devices	16/0-3	0					B	C	D	A
PCIe Slot #1 / Lane #0	1C/0	dyn	A	B	C	D				
PCIe Slot #2 / Lane #1	1C/1	dyn	D	A	B	C				
PCIe Slot #3 / Lane #2	1C/2	dyn	C	D	A	B				
PCIe Slot #4 / Lane #3	1C/3	dyn	B	C	D	A				
PCIe Slot #5 / Lane #4	1C/4	dyn	A	B	C	D				
PCI Slot #1	4/AD#20	dyn	D	A	B	C				
PCI Slot #2	5/AD#21	dyn	C	D	A	B				
PCI Slot #3	6/AD#22	dyn	B	C	D	A				
PCI Slot #4	7/AD#23	dyn	A	B	C	D				
P.E.G. Port Slot x16 (if used)	1/0	dyn	A	B	C	D				
P.E.G. Port Slot x8 (if used)	1/0	dyn	D	A	B	C				
P.E.G. Port Slot x4 (if used)	1/0	dyn	C	D	A	B				

**Note:** x means that this Interrupt is used by an internal chipset device, e.g the Intel Graphics Device is connected to PIRQ0 and uses Interrupt A.

Chipset internal devices are connected to PIRQ0, PIRQ2 (JMicron) and PIRQ4-7.

PIRQ1 and PIRQ3 are not shared with chipset devices.

**Note:** The assignment of the PCI Express slots to the ComExpress connector is 1:1.

Chipset PCIe lane 0 is connected to ComExpress connector lane 0. Chipset PCIe lane 1 is connected to ComExpress lane 1 and so on.

**Note:** PCIe Lane 5 is used for PCIe2PCI Bridge. PCIe Lane 6 is used for onboard PATA Controller (JMICRON) and PCIe lane 7 is used for internal Lan device.

## 5.2 IRQ Lines in APIC Mode

IRQ#	Available	Typical Interrupt Source	Connected to Pin
0	No	Counter 0	
1	No	Keyboard	
2	No	Cascade Interrupt from Slave PIC	
3	Yes		
4	Yes		
5	Yes		
6	Yes		
7	Yes		
8	No	RTC	
9	Yes	shared SCI	
10	Yes		
11	Yes		
12	Yes		
13	No	Math processor	
14	Yes		
15	Yes		
16	Yes		INT A
17	Yes		INT B
18	Yes		INT C
19	Yes		INT D
20	Yes		INT E
21	Yes		INT F
22	Yes		INT G
23	Yes		INT H

### 5.3 Carrier Board PCI Resource Allocation

The external PCI resource allocation on the carrier board should be as follows:

Slot / Device Signal	Slot / Device 0	Slot / Device 1	Slot / Device 2	Slot / Device 3
IDSEL	PCI_AD[20]	PCI_AD[21]	PCI_AD[22]	PCI_AD[23]
PCI Clock	PCI_CLK replica	PCI_CLK replica	PCI_CLK replica	PCI_CLK replica
INTA#	PCI_IRQ[A]#	PCI_IRQ[B]#	PCI_IRQ[C]#	PCI_IRQ[D]#
INTB# (if used)	PCI_IRQ[B]#	PCI_IRQ[C]#	PCI_IRQ[D]#	PCI_IRQ[A]#
INTC# (if used)	PCI_IRQ[C]#	PCI_IRQ[D]#	PCI_IRQ[A]#	PCI_IRQ[B]#
INTD# (if used)	PCI_IRQ[D]#	PCI_IRQ[A]#	PCI_IRQ[B]#	PCI_IRQ[C]#
REQ0# (if used)	PCI_REQ[0]#	PCI_REQ[1]#	PCI_REQ[2]#	PCI_REQ[3]#
REQ1# (if used)	PCI_REQ[1]#	PCI_REQ[2]#	PCI_REQ[3]#	PCI_REQ[0]#
REQ2# (if used)	PCI_REQ[2]#	PCI_REQ[3]#	PCI_REQ[0]#	PCI_REQ[1]#
REQ3# (if used)	PCI_REQ[3]#	PCI_REQ[0]#	PCI_REQ[1]#	PCI_REQ[2]#
GNT0# (if used)	PCI_GNT[0]#	PCI_GNT[1]#	PCI_GNT[2]#	PCI_GNT[3]#
GNT1# (if used)	PCI_GNT[1]#	PCI_GNT[2]#	PCI_GNT[3]#	PCI_GNT[0]#
GNT2# (if used)	PCI_GNT[2]#	PCI_GNT[3]#	PCI_GNT[0]#	PCI_GNT[1]#
GNT3# (if used)	PCI_GNT[3]#	PCI_GNT[0]#	PCI_GNT[1]#	PCI_GNT[2]#

The signals PCI\_IRQx, PCI\_REQx or PCI\_GNTx are routed exclusively to the COM Express connector. They are not shared on the CPU board.

### 5.4 SMB Address Map

Device	Address <sup>*)</sup>
HW-Monitor (ADT7490)	5C / 27h
CMOS Backup EEPROM	A8h / 54h AAh / 55h
SO-DIMM 0 SPD EEPROM	A0h / 50h
SO-DIMM 1 SPD EEPROM	A4h / 52h

\*) 8 bit address (with R/W) / 7 bit address (without R/W).

## **6 BIOS**

### **6.1.1 Introduction**

This guide describes the AMI Aptio Setup Startup screen and contains information on how to access Aptio setup to modify the settings which control AMI pre-OS (operating system) functions.

### **6.1.2 Startup Screen Overview**

The AMI Aptio Startup screen is a graphical user interface (GUI) that is included in AMI Aptio products. The default bios behavior is to show an informational text screen during bios POST phase, but the graphical boot screen can be enabled in the bios setup. The standard boot screen is a black screen without any logo.

### **6.1.3 Activity Detection Background**

While the startup screen is displayed, press the Setup Entry key (ESC or DEL). The system acknowledges the input, and at the end of POST, the screen clears and setup launches.

### **6.1.4 Aptio Setup Utility**

With the AMI Aptio Setup program, you can modify Aptio settings and control the special features of your computer. The setup program uses a number of menus for making changes and turning the special features on or off. This chapter provides an overview of the setup utility and describes at a high-level how to use it.

### **6.1.5 Configuring the System BIOS**

To start the AMI Aptio Setup utility, press [ESC or DEL] to launch Setup. The setup main menu appears.



## The BIOS Menu Structure

The BIOS Menu is structured in the following way:

	<b>Main</b>
	MSC Board Info
	Hardware Monitoring Measurement
	<b>Advanced</b>
	PCI Subsystem Settings
	ACPI Settings
	Trusted Computing
	CPU Configuration
	SATA Configuration
	Thermal Configuration
	Intel® Rapid Start Technology
	Intel TXT(LT) Configuration
	AMT Configuration
	USB Configuration
	Smart Settings
	WB627 SIO Configuration
	HWM ADT7490 Configuration
	PIC Watchdog Configuration
	Serial Port Console Redirection
	Intel ICC
	<b>Chipset</b>
	PCH-IO Configuration
	System Agent (SA) Configuration
	<b>Boot</b>
	<b>Security</b>
	<b>Save &amp; Exit</b>

## The Menu Bar

The Menu Bar at the top of the window lists these selections:

Menu Items	Description
Main	Use this menu for basic system information.
Advanced	Use this menu to set the Advanced Features available on your system's chipset.
Chipset	Use this menu to set Chipset Features.
Security	Use this menu to set User and Supervisor Passwords and the Backup and Virus-Check reminders.
Boot	Use this menu to set the boot order in which the BIOS attempts to boot to OS.
Save & Exit	Saves and Exits the Aptio setup utility.

Use the left and right arrow keys on your keyboard to make a menu selection.

## The Legend Bar

Use the keys listed in the legend bar on the right side of the screen to make your selections, or to exit the current menu. The following table describes the legend keys and their alternates:

Key	Function
Esc	Exit submenu / Exit Setup utility without saving.
Left and right arrow keys	Select Screen.
Up and down arrow keys	Select Item.
+/-	Change Option.
F1	General Help window.
F2	Previous Values
F3	Optimized Defaults
F4	Save and Exit

## Select an item

To select an item, use the arrow keys to move the cursor to the field you want. Then use the plus-and-minus value keys to select a value for that field. Alternatively the Enter key can be used to select a value from a Pop Up menu. The Save Values commands in the Exit Menu save the values currently displayed in all the menus.

## Display a submenu

To display a submenu, use the arrow keys to move the cursor to the sub menu you want. Then press Enter. A pointer marks all submenus.

### 6.1.6 The Main Menu

You can make the following selections on the Main Menu itself. Use the sub menus for other selections.

Feature	Options	Description
Bios Vendor	Informative	Shows the Bios Vendor
Core Version	Informative	Shows the Aptio Core Version
Compliance	Informative	Shows the UEFI Compliance Version
Project Version	Informative	Shows the Project Version
Build Date	Informative	Shows the Build Date
Access Level	Informative	This feature shows what kind of user has entered the Aptio setup. It depends on the Security Tab if a Administrator and/or User password is set.
System Language	English	Select the system default language
System Date	Enter Date ( MM:DD:YYYY)	Set the system date on the real time clock.
System Time	Enter Time (HH:MM:SS)	Set the system time on the real time clock.
MSC Board Info	Submenu	Shows board specific information
Processor Information	Informative	Shows several information of the processor, the VBIOS and Memory.
PCH Information	Informative	Shows information of the Platform Controller Hub.
ME FW Version	Informative	Shows the ME firmware version
ME Firmware SKU	Informative	Shows the ME firmware SKU
SPI Clock Frequency	Informative	Shows the SPI clock frequencies.

### 6.1.6.1 MSC Board Info

Feature	Options	Description
Manufacturer	MSC Vertriebs GmbH	
Board Name	Informative	Shows the board name
Board Revision	Informative	Shows the board revision
Bios Version	Informative	Shows the bios version
Serial Number	Informative	Shows the boards serial number
Boot Counter	Informative	Shows the amount of boots
Onboard Lan MAC adresse	Informative	Shows the onboard Lan MAC adresse.
UUID	Informative	Shows the UUID

### 6.1.6.2 Hardware Monitoring Measurement

Feature	Options	Description
CPU Temperature	Informative	Shows CPU Temperature Also supported in EAPI
Memory Temperature	Informative	Shows Memory Temperature
System Temperature	Informative	Shows System Temperature Also supported in EAPI
Board Temperature	Informative	Shows Board Temperature
VCore	Informative	Shows the VCore voltage
3.3V	Informative	Shows the current 3.3V voltage
5V Standby	Informative	Shows the current 5V Standby voltage
12V	Informative	Shows the current 12V voltage.
CPU Fan Speed	Informative	Shows the current fan speed

## 6.1.7 The Advanced Menu

Feature	Options	Description
PCI Subsystem Settings	Submenu	PCI, PCI-X and PCI Express settings
ACPI Settings	Submenu	System ACPI Parameters
Trusted Computing	Submenu	Trusted Computing ( TPM ) settings
CPU Configuration	Submenu	CPU Configuration Parameters
CPU PPM Configuration	Submenu	CPU PPM Configuration
SATA Configuration	Submenu	AHCI SATA Configuration settings
Thermal Configuration	Submenu	Thermal Configuration parameters
Intel ® Rapid Start Technology	Submenu	Intel ® Rapid Start Technology
Intel TXT(LT) Configuration	Submenu	Intel Trusted Execution Technology
PCH-FW Configuration	Submenu	Configure Management Engine Technology parameters
AMT Configuration	Submenu	Configure Active Management Technology parameters
USB Configuration	Submenu	USB configuration parameters
SMART Settings	Submenu	SMART settings
WB627 SIO Configuration	Submenu	Submenu for Super-IO Winbond W82627
HWM ADT7490 Configuration	Submenu	Configuration of the ADT7490 Hardware Monitor
PIC Watchdog	Submenu	Configuration of the PIC Watchdog
Serial Port Console Redirection	Submenu	Serial Port Console Redirection settings
Intel ICC	Submenu	Integrated clock control options

### 6.1.7.1 PCI Subsystem Settings Submenu

Feature	Options	Description
Above 4G Decoding	Enabled, Disabled	Enables or disables 64bit capable devices to be decoded in above 4G address space ( only if system supports 64bit PCI decoding ).
PCI Latency Timer	32, 64, 96, 128, 160, 192, 224, 248 PCI bus clocks	Set this value to change the PCI bus clocks. Default is 32 PCI bus clocks
VGA Palette Snoop	Enabled, Disabled	Set this value to change the PCI bus clocks. Default is 32 PCI Bus clocks
PERR# Generation	Enabled, Disabled	Enables or disables PCI Device to generate PERR#.
SERR# Generation	Enabled, Disabled	Enables or disables PCI Device to generate SERR#.
PCI Express Settings	Submenu	Configure PCI Express

#### 6.1.7.1.1 PCI Express Settings

Feature	Options	Description
Relaxed Ordering	Enabled, Disabled	Enables or disables PCI Express Device Relaxed Ordering..
Extended Tag	Enabled, Disabled	If enabled allows device to use 8-bit Tag field as a requester
No Snoop	Enabled, Disabled	Enables or disables PCI Express Device No Snoop option
Maximum Payload	Auto, 128, 256, 512, 1024, 2048. 4096 Bytes	Set maximum payload of PCI Express Device or allow system Bios to select the value
Maximum Read Request	Auto, 128, 256, 512, 1024, 2048. 4096 Bytes	Set read request size of PCI Express Device or allow system Bios to select the value
ASPM Support	Disabled, Auto, Force L0s	Set the ASPM level: Force L0s State: Auto: Bios configures ASPM Force L0s: L0s will be forced Disabled: No ASPM will be used
Extended Synchronization	Enabled, Disabled	Enabled allows generation of extended synchronization patterns

Feature	Options	Description
Link Training Retry	Disabled, 2, 3, 5	Defines number of retry. Attempt software will take to retrain the link if previous training attempt was unsuccessful.
Link Training Timeout	10us to 10000us	Defines number of microseconds software will wait before polling "Link Training" bit in link status register. Value range from 10 to 1000us.
Unpopulated Links	Kepp Link ON, Disable Link	In order to save power, software will disable unpopulated PCI Express links, if this option set to disabled.

### 6.1.7.2 ACPI Settings

Feature	Options	Description
Enable Hibernation	Enabled, Disabled	Enables or disables system ability to Hibernate (OS/S4 Sleep State). This option may not effective with some OS.
ACPI Sleep State	Suspend Disabled, S1 only (CPU Stop Clock), S3 only (Suspend to RAM) Both S1 and S3 available to choose from OS	Select the highest ACPI Sleep state the system will enter, when the Suspend button is pressed.
Lock Legacy Resources	Enabled, Disabled	Enables or disables lock of Legacy parameters.
S3 Video Repost	Enabled, Disabled	Enable or disable S3 Video Repost.

### 6.1.7.3 Trusted Computing

Feature	Options	Description
TPM Support	Enabled, Disabled	Enables or disables TPM support. OS will not show TPM.  Note: Reset of platform is required to see more TPM options  For more information see also technotes in chapter 6.7
TPM state	Enabled, Disabled	Turn TPM Enable/Disable. NOTE: Your Computer will reboot during restart in order to change State of TPM.
Pending Operation	None, Enable take ownership Disable take ownership TPM clear	Schedule an operation for the Security Device. <b>Note:</b> Your computer will reboot during restart in order to change State of Security Device.



### 6.1.7.4 CPU Configuration

**Note:** Dependent on used CPU, available setup options may vary

Feature	Options	Description
Hyper-Threading	Enabled, Disabled	Enabled for Windows XP and Linux (OS optimized for Hyper-Threading Technology) and Disabled for other OS (OS not optimized for Hyper-Threading Technology).
Active Processor Core	All, 1, 2, n	Number of cores to enable in each processor package All: All logical processors will be enabled n = max. cores - 1
Limit CPUID Maximum	Enabled, Disabled	Disabled for Windows XP
Execute Disable Bit	Enabled, Disabled	XD can prevent certain classes of malicious buffer overflow attacks when combined with a supporting OS
Intel Virtualization Technology	Enabled, Disabled	When enabled, a VMM can utilize the additional hardware capabilities provided by Vanderpool Technology For more information see also technotes in chapter 6.7
Hardware Prefetcher	Enabled, Disabled	To turn on/off the Mid Level Cache (L2) streamer prefetcher.
Adjacent Cache Line Prefetch	Enabled, Disabled	To turn on/off prefetching of adjacent cache lines.
TCC Activation offset	Value	Offset from the TCC activation temperature.

### 6.1.7.5 CPU Power Management

Feature	Options	Description
EIST	Enabled, Disabled	Enable or disable Intel Speedstep For more information see also technotes in chapter 6.7
Turbo Mode	Enabled, Disabled	Enable or disable Turbo Mode. For more information see also technotes in chapter 6.7
CPU C3 Report	Enabled, Disabled	Enable or disable CPU C3(ACPI C2) report to OS
CPU C6 Report	Enabled, Disabled	Enable or disable CPU C6(ACPI C3) report to OS
CPU C7 Report	Enabled, Disabled	Enable or disable CPU C7(ACPI C3) report to OS
Configurable TDP	TDP Nominal, TDP Down, TDP Up, Disabled	<p>Allow reconfiguration of TDP levels base on current power and thermal delivery capabilities of the system.</p> <p>Note: This setting appears only on specific Celeron CPU's.</p> <p>Example for Celeron 3217UE:</p> <p>TDP Nominal: TDP is in short duration 4W above normal TDP. After this time TDP is normal until system load ends and starts again.</p> <p>TDP Down: TDP is in short duration 4W above normal TDP. After this time TDP is 4W under normal TDP until system load ends and starts again.</p> <p>TDP up and disabled is same as nominal for this CPU.</p>
Config TDP LOCK	Enabled, Disabled	Lock the Config TDP control register
Long duration power limit	0 – x	<p>Long duration power limit in Watts. 0 means use factory defaults.</p> <p>Min and max value depends on type of CPU.</p>
Long duration maintained	0-x	Time window in seconds which the short duration power is maintained
Short duration power limit	0-x	<p>Short duration power limit in Watts. 0 means use factory defaults.</p> <p>Min and max value depends on type of CPU.</p>

Feature	Options	Description
ACPI T State	Enabled, Disabled	Enable or disable ACPI T state support

### 6.1.7.6 SATA Configuration

Feature	Options	Description
SATA Controller(s)	Enabled, Disabled	Enable or disable SATA DEVICE
SATA Mode Selection	AHCI, IDE, RAID	Software Feature Mask Configuration For more information see also technotes in chapter 6.7
SATA Test Mode	Enabled, Disabled	Enable or disable Test Mode. Note: If you have problems with your Sata Device, try to enable Test Mode.
Aggressive LPM Support	Enabled, Disabled	Enable PCH to aggressively enter link power state.
SATA Controller Speed	Gen1, Gen2, Gen3	Indicates the maximum speed the SATA controller can support. Note: For GEN3 it is highly recommended to use SATA3 cables.
Port x (Port 0-4)	Enabled, Disabled	Enable or disable SATA Port
Hot Plug (Port 0-4)	Enabled, Disabled	Designates this port as HOT pluggable.
External SATA (Port 0-4)	Enabled, Disabled	External SATA Support.
SATA Device Type (Port 0-1)	Hard Disk Driver, Solid State Driver	Identify the SATA port is connected to Solid State Drive or Hard Disk Drive.
Spin Up Device (Port 0-4)	Enabled, Disabled	On an edge detect from 0 to 1, the PCH starts a COMRESET initialization sequence to the device.

## 6.1.8 Thermal Configuration

Feature	Options	Description
SMBusBuffer Lenth	1,2,5,9,10,14,20	SMBus Block Read message lenth
Thermal Reporting Packet Error	Enabled, Disabled	Enable Packet Error Checking (PEC) for SMBus Block Read
DIMM1 TS Read	Enabled, Disabled	DIMM1 Thermal Sensor Read
DIMM2 TS Read	Enabled, Disabled	DIMM2 Thermal Sensor Read
PCH Thermal Device	Enabled, Disabled	Enable or disable PCH Thermal Device (D31:F6)
PCH Temp Read	Enabled, Disabled	PCH Temperature Read enable
CPU Energy Read	Enabled, Disabled	CPU Energy Read enable
CPU Temp Read	Enabled, Disabled	CPU Temperature Read enable

### 6.1.8.1 Intel® Rapid Start Technology

Feature	Options	Description
Intel® Rapid Start	Enabled, Disabled	Enable or disable Intel® Rapid Start technology  For more information see also technotes in chapter 6.7

### 6.1.8.2 Intel Trusted Execution Technology

Feature	Options	Description
Secure Mode Extensions	Enabled,	Intel CPU SMX Support.
Intel TXT(LT) Support	Enabled, Disabled	Enables or Disables Intel(R) TXT(LT) support.  For more information see also technotes in chapter 6.7

### 6.1.8.3 PCH-FW Configuration

Feature	Options	Description
MDES Bios Status Code	Enabled, Disabled	Enable or disable MDES Bios Status Code.
Firmware Update Configuration	Submenu	Configure Management Engine Technology parameters

#### 6.1.8.3.1 Firmware Update Configuration Submenu

Feature	Options	Description
Me FW Image Re-Flash	Enabled, Disabled	<p>Enable/Disable ME FW Image Re-Flash function.</p> <p><b>Note:</b> Enable this option if Bios update requires an update of the Intel Management Engine ( ME). See the Readme.txt which comes with the actual Bios file.</p>

### 6.1.8.4 AMT Configuration

Feature	Options	Description
Intel AMT	Enabled, Disabled	<p>Enable/Disable Intel (R) Active Management Technology BIOS Extension.</p> <p>Note: iAMT H/W is always enabled.</p> <p>This option just controls the BIOS extension execution.</p> <p>If enabled, this requires additional firmware in the SPI device</p> <p>Note: To configure AMT settings, press CTRL-P after System powered on.</p> <p>For more information see also technotes in chapter 6.7</p>
BIOS Hotkey Pressed	Enabled, Disabled	<p>OEMFLag Bit 1:</p> <p>Enable/Disable BIOS hotkey press.</p>

Feature	Options	Description
MEBx Selection Screen	Enabled, Disabled	OEMFlag Bit 2: Enable/Disable MEBx selection screen.
Hide Un-Configure ME	Enabled, Disabled	OEMFlag Bit 6: Hide Un-Configure ME without password Confirmation Prompt
MEBx Debug Message Output	Enabled, Disabled	OEMFlag Bit 14: Enable MEBx debug message output.
Un-Configure ME	Enabled, Disabled	OEMFlag Bit 15: Un-Configure ME without password.
Amt Wait Timer	Value	Set timer in seconds to wait before sending ASF_GET_BOOT_OPTIONS.
Disable ME	Enabled, Disabled	Set ME to Soft temporary disabled
ASF	Enabled, Disabled	Enable/Disable Alert Specification Format.
Activate Remote Assistance	Enabled, Disabled	Trigger CIRA boot.
USB Configure	Enabled, Disabled	Enable/Disable USB Configure function.
PET Progress	Enabled, Disabled	User can Enable/Disable PET Events progress to receive PET events or not.
Watchdog	Enabled, Disabled	Enable or disable Watchdog timer.

#### 6.1.8.5 USB Configuration

Feature	Options	Description
Legacy USB Support	Auto, Enabled, Disabled	Enables Legacy USB support. AUTO option disables legacy support if no USB devices are connected. DISABLE option will keep USB devices available only for EFI applications.
EHCI Hand-off	Enabled, Disabled	This is a workaround for OSES without EHCI hand-off support. The EHCI ownership change should be claimed by EHCI driver.

Feature	Options	Description
Port 60/64 Emulation	Enabled, Disabled	Enables I/O port 60h/64h emulation support. This should be enabled for the complete USB keyboard legacy support for non-USB aware OSes.
USB transfer time-out	1,5,10,20 sec	The time-out value for Control, Bulk, and Interrupt transfers.
Device reset time-out	10,20,30,40 sec	USB mass storage device Start Unit command time-out.
Device power-up delay	Auto, Manual	Maximum time the device will take before it properly reports itself to the Host Controller. 'Auto' uses default value: for a Root port it is 100 ms, for a Hub port the delay is taken from Hub descriptor.
Device power-up delay	Value 1-40	Delay range is 1...40 seconds, in one second increments.
USB Mass Storage Device ( e.g USB Stick)	Auto, Floppy, Forced FDD, Hard Disk, CD-ROM	<p>Select Mass storage device emulation type.</p> <p>Auto enumerates devices according to their media format. Optical drives are emulated as CDROM, drives with no media will be emulated according to a drive</p> <p><b>Note: This option is appears only if a USB storage device is connected.</b></p>

#### 6.1.8.6 Smart Settings

Feature	Options	Description
Smart Self Test	Enabled, Disabled	Run Smart Self Test on all HDDs during Post.

### 6.1.8.7 WB627 SIO Configuration

Feature	Options	Description
COM A:	Enabled, Disabled	Enable or disable COM A on Winbond SIO
COM A Setting:	Auto, I/O 3F8h, IRQ 4 I/O 3F8h, IRQ 3, 4, 5, 6, 7, 10, 11, 12 I/O 2F8h, IRQ 3, 4, 5, 6, 7, 10, 11, 12 I/O 3E8h, IRQ 3, 4, 5, 6, 7, 10, 11, 12 I/O 2E8h, IRQ 3, 4, 5, 6, 7, 10, 11, 12	Resource setting for COM A on Winbond SIO
COM B:	Enabled, Disabled	Resource setting for COM A on Winbond SIO
COM B Setting:	Auto, I/O 2F8h, IRQ 3 I/O 3F8h, IRQ 3, 4, 5, 6, 7, 10, 11, 12 I/O 2F8h, IRQ 3, 4, 5, 6, 7, 8, 10, 11, 12 I/O 3E8h, IRQ 3, 4, 5, 6, 7, 10, 11, 12 I/O 2E8h, IRQ 3, 4, 5, 6, 7, 10, 11, 12	Resource setting for COM A on Winbond SIO
COM B Mode:	Normal, IrDA1-2 ASK-IR 1-4	Mode Setting for COM B on Winbond SIO
LPT:	Disabled, Enabled	Enable or disable LPT on Winbond SIO
LPT Setting:	Auto, I/O 378h, IRQ 5, 7 I/O 278, IRQ 5, 7	Resource setting for LPT A on Winbond SIO



Feature	Options	Description
LPT Mode:	SPP, EPP 1.9, ECP, ECP + EPP 1.9, Printer Mode, EPP 1.7, ECP+EPP 1.7	Mode setting for LPT on Winbond SIO

#### 6.1.8.8 HWM ADT7490 Configuration

Feature	Options	Description
Fan 1 Control	Temperature based, Manual	Define how the fan should be controlled: manually set to a fixed duty cycle, or temperature based auto control.
Temperature Source	CPU, Board	Fan is controlled by either CPU or board temperature
Minimum Fan Speed	25%, 50%, 100%	Set the fan duty cycle for manual fan control. Note: Only possible if Fan 1 Control is set to manual.
CPU Low Temperature	30°C, 40°C, 50°C, 60°C	Temperature (in degrees Celsius) when exceeded controls fan to minimum speed
CPU High Temperature	70°C, 80°C	Temperature (in degrees Celsius) when exceeded controls fan to maximum speed
CPU Temperature Hysteresis	4°C, 5°C, 6°C, 8°C	The value (in degree Celsius) that the temperature has to fall below a certain threshold before minum fan speed will be enabled
Board Low Temperature	30°C, 40°C, 50°C, 60°C	Temperature (in degrees Celsius) when exceeded controls fan to minimum speed
Board High Temperature	70°C, 80°C	Temperature (in degrees Celsius) when exceeded controls fan to maximum speed
Board Temperature Hysteresis	4°C, 5°C, 6°C, 8°C	The value (in degree Celsius) that the temperature has to fall below a certain threshold before minum fan speed will be enabled

#### 6.1.8.9 PIC Watchdog Configuration

Feature	Options	Description
Watchdog Start on Boot	Enabled, Disabled	Select if the watchdog should be started at the end of Post before OS is booted

Watchdog Timeout	0.4s, 1s, 5s, 10s, 30s, 1min, 5min, 10min	Select the maximum watchdog trigger period. If the watchdog will not be triggered during selected period, system reset will be generated.
Watchdog Delay	1s, 5s, 10s, 30s, 1min, 5min, 10min, 30min	After the watchdog is activated, it waits the selected delay time before starting to decrement the timeout period.

#### 6.1.8.10 Serial Port Console Redirection

Feature	Options	Description
Com 0 Console Redirection	Enabled, Disabled	Console Redirection Enable or Disable
Console Redirection settings Com 0	Submenu	The settings specify how the host computer and the remote computer (which the user is using) will exchange data. Both computers should have the same or compatible settings.
Com1 Console Redirection	Enabled, Disabled	Console Redirection Enable or Disable
Console Redirection Settings Com1	Submenu	The settings specify how the host computer and the remote computer (which the user is using) will exchange data. Both computers should have the same or compatible settings.
Serial Port for Out-of-Band Management/Windows Emergency Management Service (EMS) Console Redirection	Enabled, Disabled	Console Redirection Enable or Disable
Console Redirection Settings	Submenu	The settings specify how the host computer and the remote computer (which the user is using) will exchange data. Both computers should have the same or compatible settings.

##### 6.1.8.10.1 Console Redirection Settings COM0 Submenu

Feature	Options	Description
Terminal Type	ANSI, VT100, VT100+, VT-UTF8	Emulation: ANSI: Extended ASCII char set. VT100: ASCII char set. VT100+: Extends VT100 to support color, function keys, etc. VT-UTF8: Uses UTF8 encoding to map Unicode chars onto 1 or more bytes.

Feature	Options	Description
Bits per second	9600, 19200, 38400, 57600, 115200	Selects serial port transmission speed. The speed must be matched on the other side. Long or noisy lines may require lower speeds.
Data Bits	7, 8	Data Bits
Parity	None, Even, Odd, Mark, Space	A parity bit can be sent with the data bits to detect some transmission errors. Even: parity bit is 0 if the num of 1's in the data bits is even. Odd: parity bit is 0 if num of 1's in the data bits is odd. Mark: parity bit is always 1. Space: Parity bit is always 0. Mark and Space Parity do not allow for error detection. They can be used as an additional data bit.
Stop Bits	1,2	Stop bits indicate the end of a serial data packet. (A start bit indicates the beginning). The standard setting is 1 stop bit. Communication with slow devices may require more than 1 stop bit.
Flow Control	None, Hardware RTS/CTS,	Flow control can prevent data loss from buffer overflow. When sending data, if the receiving buffers are full, a 'stop' signal can be sent to stop the data flow. Once the buffers are empty, a 'start' signal can be sent to re-start the flow. Hardware flow control uses two wires to send start/stop signals.
VTUF8 Combo Key Support	Enabled, Disabled,	Enable VT-UF8 Combination Key Support for ANSI/VT100 terminals
Recorder Mode	Disabled, Enabled	With this mode enabled only text will be sent. This is to capture Terminal data.
Resolution 100x31	Disabled, Enabled	Enables or disables extended terminal resolution
Legacy OS Redirection	80x24, 80x25	On Legacy OS, the number of rows and Columns supported redirection
Putty KeyPad	VT100, Linux, XTERMR6, SCO, ESCN, VT400	Select FunctionKey and KeyPad on Putty.

#### 6.1.8.10.2 Console Redirection EMS

Feature	Options	Description
Out-of-Band Mgmt Port	COM0, COM1	Microsoft Windows Emergency Management Services (EMS) allows for remote management of a Windows Server OS through a serial port.

Feature	Options	Description
Terminal Type	ANSI, VT100, VT100+, VT-UTF8	Emulation: ANSI: Extended ASCII char set. VT100: ASCII char set. VT100+: Extends VT100 to support color, function keys, etc. VT-UTF8: Uses UTF8 encoding to map Unicode chars onto 1 or more bytes.
Bits per second	9600, 19200, 57600, 115200	Selects serial port transmission speed. The speed must be matched on the other side. Long or noisy lines may require lower speeds.
Flow Control	None, Hardware RTS/CTS, Software Xon/Xoff	Flow control can prevent data loss from buffer overflow. When sending data, if the receiving buffers are full, a 'stop' signal can be sent to stop the data flow. Once the buffers are empty, a 'start' signal can be sent to re-start the flow. Hardware flow control uses two wires to send start/stop signals.

#### 6.1.8.11 Intel ICC

Feature	Options	Description
Use Watchdog Timer for ICC	Disabled, Enabled	Enable Watchdog Timer operation for ICC. If enabled, Watchdog Timer will be started after ICC-related changes. This timer detects platform instability caused by wrong clock settings.
Turn off unused PCI/P	Disabled, Enabled	Disabled: all clocks turned on. Enabled : clocks for empty PCI/PCIe slots will be turned off to save power. Platform must be powered off for changes to take effect.
Lock ICC registers	Static only, All Registers	All registers: all ICC registers will be locked. Static only - only static ICC registers will be locked.
DIV-1S	Submenu	Informative ( GFX )
DIV-2S	Submenu	Control Spread Spectrum (BCLK, DMI, PEG, PCIe, SATA, USB )
DIV3	n/a	Informative ( not used )
DIV4	n/a	Informative ( GFX Bending )
DIV-1NS	n/a	Informative ( GFX )
DIV-2NS	n/a	Informative (BCLK, DMI, PEG, PCIe, SATA, USB )

### 6.1.8.12 DIV -2S Submenu

Feature	Options	Description
New SSC Mode	Down, up, center	Requested SSC mode. Changes will not be applied unless 'Accept changes' is pressed.
New Spread percentage	0-50	Requested SSC in percent in 0.01% increments. Changes will not be applied unless 'Accept changes' is pressed.
Apply settings immediately	-	Changes will be applied immediately, but forgotten after reboot. This mode of making changes is more likely to cause platform instability and spontaneous restart.
Apply settings permanently after reboot	-	Changes will be applied permanently, starting after the next reboot. Use it to provide changes that are verified and safe.

### 6.1.9 Chipset

Feature	Options	Description
PCH-IO Configuration	Submenu	PCH parameters
System Agent (SA) Configuration	Submenu	System Agent (SA) parameters

### 6.1.10 PCH-IO Configuration

Feature	Options	Description
PCI Express Configuration	Submenu	PCI Express Configuration settings
USB Configuration	Submenu	USB Configuration settings
PCH Azalia Configuration	Submenu	PCH Azalia Configuration settings.
Bios Security Configuration	Submenu	Bios Security Configuration settings
PCH LAN Controller	Enabled, Disabled	Enable or disable onboard NIC.

Feature	Options	Description
Wake on LAN	Enabled, Disabled	Enable or disable integrated LAN to wake the system.
Board Capability	SUS_PWR_DN_ACK, DeepSx	Board Capability - SUS_PWR_DN_ACK -> Send Disabled to PCH, DeepSx -> Show DeepSx Policies
Display Logic	Enabled, Disabled	Enable or disable the PCH Display logic.
CLKRUN# Logic	Enabled, Disabled	Enable the CLKRUN# logic to stop the PCI clocks.
SB CRID	Enabled, Disabled	Enable or disable the PCH Display logic.
High Precision Timer	Enabled, Disabled	Enable or disable the High Precision Event Timer.
Restore AC Power Loss	Power Off, Power On, Last State	Select AC power state when power is re-applied after a power failure.  <b>Note: This setting will only work if RTC battery is used. Otherwise system will always power on after power failure.</b>

#### 6.1.10.1 PCI Express Configuration

Feature	Options	Description
PCI Express Clock Gate	Enabled, Disabled	Enable or disable PCI Express Clock Gating for each root port.
DMI Link ASPM Control	Disabled,L0, L0sL1	The control of Active State Power Management on both NB side and SB side of the DMI Link.
DMI Link Extended Syn	Enabled, Disabled	The control of Extended Synch on SB side of the DMI Link.
PCIe-USB Glitch W/A	Enabled, Disabled	PCIe-USB Glitch W/A for bad USB devices connected behind PCIe/PEG Port.
Subtractive Decode	Disabled, Enabled	Enable or disable PCI Express Subtractive Decode
PCI Express Root Port x (0-7)	Submenu	Control the PCI Express Root Port.

**6.1.10.1.1 PCI Express Root Port x ( 0-7 ) Submenu**

Feature	Options	Description
PCI Express Root Port	Enabled, Disabled	Control the PCI Express Root Port.
ASPM Support	Disabled,L0s, L1, L0sL1, Auto	Set the ASPM Level: Force L0 - Force all links to L0 State : AUTO - BIOS auto configure : DISABLE - Disables ASPM  For more information see also technotes in chapter 6.7
URR	Enabled, Disabled	Enable or disable PCI Express Unsupported Request Reporting.
FER	Enabled, Disabled	Enable or disable PCI Express Device Fatal Error Reporting.
NFER	Enabled, Disabled	Enable or disable PCI Express Device Non-Fatal Error Reporting.
CER	Enabled, Disabled	Enable or disable PCI Express Device Correctable Error Reporting.
CTO	Enabled, Disabled	Enable or disable PCI Express Completion Timer TO.
SEFE	Enabled, Disabled	Enable or disable Root PCI Express System Error on Fatal Error.
SENFE	Enabled, Disabled	Enable or disable Root PCI Express System Error on Non-Fatal Error.
SECE	Enabled, Disabled	Enable or disable Root PCI Express System Error on Correctable Error.
PME SCI	Enabled, Disabled	Enable or disable PCI Express PME SCI.
Hot Plug	Enabled, Disabled	Enable or disable PCI Express Hot Plug.
PCIe Speed	Gen1, Gen2	Select PCI Express port Speed
Extra Bus Reserved	0-7	Extra Bus Reserved (0-7) for bridges behind this Root Bridge.
Reserved Memory	1-20MB	Reserved Memory and Prefetchable Memory (1-20MB) Range for this Root Bridge.
Reserved I/O	Value	Reserved I/O (4K/8K/12K/16K/20K) Range for this Root Bridge.

### 6.1.10.2 USB Configuration Submenu

Feature	Options	Description
XHCI Pre Boot Driver	Enabled, Disabled	Enable or disable XHCI Pre-Boot Driver support.
XHCI Mode	Smart Auto, Auto, Enabled, Disabled	Mode of operation of xHCI controller.
HS Port #1 - #4 Switchable	Enabled, Disabled	Allows for HS port switching between XHCI and EHCI. If disabled, port is routed to EHCI. If HS port is routed to xHCI, the corresponding SS port is enabled.
XHCI Streams	Enabled, Disabled	Enable or disable xHCI Maximum Primary Stream Array.
EHCI 1 (Ports 0-5)	Enabled, Disabled	Control the USB EHCI (USB 2.0) functions. One EHCI controller must always be enabled.
EHCI 2 (Ports 6-7)	Enabled, Disabled	Control the USB EHCI (USB 2.0) functions. One EHCI controller must always be enabled.
USB Port #x Disable	Enabled, Disabled	Disable USB port.

### 6.1.10.3 PCH Azalia Configuration ( HD Audio )

Feature	Options	Description
Azalia	Auto, Enabled, Disabled	Control Detection of the Azalia device. Disabled = Azalia will be unconditionally disabled Enabled = Azalia will be unconditionally Enabled Auto = Azalia will be enabled if present, disabled otherwise.
Azalia Docking Supp	Enabled, Disabled	Enable or disable Azalia Docking Support of Audio Controller.
Azalia PME	Enabled, Disabled	Enable or disable Power Management capability of Audio Controller.
Azalia Internal HDMI	Enabled, Disabled	Enable or disable internal HDMI codec for Azalia.
Azalia HDMI codec Port B	Enabled, Disabled	Enable or disable internal HDMI codec Port for Azalia.
Azalia HDMI codec Port C	Enabled, Disabled	Enable or disable internal HDMI codec Port for Azalia.



Feature	Options	Description
Azalia HDMI codec Port D	Enabled, Disabled	Enable or disable internal HDMI codec Port for Azalia.

#### 6.1.10.4 Security Information

Feature	Options	Description
SMI Lock	Enabled, Disabled	Enable or disable SMI lockdown.
BIOS Lock	Enabled, Disabled	Enable or disable BIOS lock enable (BLE) bit.
GPIO Lock	Enabled, Disabled	Enable or disable GPIO lockdown.
BIOS Interface Lock	Enabled, Disabled	Enable or disable BIOS Interface lockdown.
RTC RAM Lock	Enabled, Disabled	Enable or disable bytes 38h-3Fh in the upper and lower 128-byte bank of RTC RAM lockdown.

#### 6.1.11 System Agent (SA) Configuration

Feature	Options	Description
VT-d	Enabled, Disabled	Check to enable VT-d function on MCH.
CHAP Device (B0:D7:F0)	Enabled, Disabled	Enable or disable SA CHAP Device.
Thermal Device (B0:D4:F0)	Enabled, Disabled	Enable or disable SA Thermal Device.
Enable NB CRID	Enabled, Disabled	Enable or disable NB CRID Workaround.
BDAT ACPI Table Support	Enabled, Disabled	Enables support for the BDAT ACPI table.
Graphics Configuration	Submenu	Config Graphics settings.
DMI Configuration	Submenu	DMI Configuration settings.
NB PCIe Configuration	Submenu	NB PCIe Configuration settings.
Memory Configuration	Submenu	Memory Configuration settings.
Memory Thermal Configuration	Submenu	Memory Thermal Configuration settings.

Feature	Options	Description
GT- Power Management Control	Submenu	GT- Power Management Control settings.

### 6.1.11.1 Graphics Configuration

Feature	Options	Description
Graphics Turbo IMON C	Value	Graphics turbo IMON current values supported (14-31)
Primary Display	Auto, IGFX, PEG, PCI	Select which of IGFX/PEG/PCI Graphics device should be Primary Display.
Internal Graphics	Auto, Disabled, Enabled	Keep IGD enabled based on the setup options.
GTT Size	1MB, 2MB	Select the GTT Size
Aperture Size	128MB, 256MB, 512MB	Select the Aperture Size
DVMT Pre-Allocated	32-512MB (in 32MB steps), 1024MB	Select DVMT 5.0 Pre-Allocated (Fixed) Graphics Memory size used by the Internal Graphics Device.
DVMT Total Gfx Mem	128M, 256M, MAX	Select DVMT5.0 Total Graphic Memory size used by the Internal Graphics Device.
Gfx Low Power Mode	Enabled, Disabled	This option is applicable for SFF only.
Graphics Performance Analyzer	Enabled, Disabled	Enable or disable Intel Graphics Performance Analyzer Counters
LCD Control	Submenu	LCD Control

### 6.1.11.2 LCD Control Submenu

Feature	Options	Description
Primary IGFX Boot Display	VBIOS Default, CRT, EFP, LFP, EFP 3, EFP 2, LFP	<p>Select the Video Device which will be activated during POST.</p> <p>This has no effect if external graphics present.</p> <p>Secondary boot display selection will appear based on your selection.</p> <p>VGA modes will be supported only on primary display</p>

Feature	Options	Description
LCD Panel Type	640x480 800x600, 1024,768, <b>1280x1024,</b> <b>1400x1050 (RB)</b> <b>1400x1050,</b> <b>1600x1200,</b> 1366x768,, <b>1680x1050,</b> <b>1920x1200,</b> <b>1440x900,</b> <b>1600x900,</b> 1024x768(INV) 1280x800, <b>1920x1080</b>	Select LCD panel used by Internal Graphics Device by selecting the appropriate setup item.  <b>Note: resolutions in bold are 2PPC, all other 1PPC timings</b>
Panel Color Depth	18bit, 24bit	Select the LFP Panel Color Depth
SDVO-LFP Panel Type	VBIOS Default 1024,768, 1280x1024, 1400x1050, 1600x1200	Select SDVO panel used by Internal Graphics Device by selecting the appropriate setup item.
Panel Scaling	Auto, Force Scaling, Off	Select the LCD panel scaling option used by the Internal Graphics Device.
Backlight Control	PWM Inverted, PWM Normal, GMBus Inverted, GMBus Normal	Backlight Control setting.
LFP Backlight Brightness	0-100%	Backlight Brightness setting.
BIA	Auto, Disabled, Level 1-5	>>Auto: GMCH Use VBT Default; >>Level n: Enabled with Selected Aggressiveness Level.
Spread Spectrum clock	Off, Hardware, Software	>>Hardware: Spread is controlled by chip; >>Software: Spread is controlled by BIOS.
TV1 Standard	VBIOS default, NTSC_x ; PAL_x Secam_x HDTV_x	Select the ability to configure a TV Format
TV2 Standard	VBIOS default, NTSC_x ; PAL_x Secam_x HDTV_x	Select the ability to configure a TV Format

Feature	Options	Description
ALS Support	Enabled, Disabled	Valid only for ACPI. Legacy = ALS Support through the IGD INT10 function. ACPI = ALS support through an ACPI ALS driver.
Active LFP	No LVDS, Int-LVDS, SDVO-LVDS, eDP Port-A, eDP Port-D	Select the Active LFP Configuration.  No LVDS:VBIOS does not enable LVDS. Int-LVDS:VBIOS enables LVDS driver by Integrated encoder. SDVO LVDS:VBIOS enables LVDS driver by SDVO encoder. eDP Port-A:LFP Driven by Int-DisplayPort encoder from Port-A. eDP Port-D:LFP Driven by Int-DisplayPort encoder from Port-D(through PCH).
Onboard EDID EEPRIM	Enabled, Disabled	Enable or disable the onboard EDID EEPROM

### 6.1.11.3 DMI Configuration

Feature	Options	Description
DMI Vc1 Control	Enabled, Disabled	Enable or disable DMI Vc1
DMI Vcp Control	Enabled, Disabled	Enable or disable DMI Vcp
DMI Vcm Control	Enabled, Disabled	Enable or disable DMI Vcp
DMI Link ASPM Control	Disabled, L0s, L1, L0sL1	Enable or disable the control of Active State Power Management on SA side of the DMI Link. Note: For optimal performance let this option disabled.
DMI Extended Synch Co	Enabled, Disabled	Enable or disable the control of Active State Power Management on SA side of the DMI Link.
DMI Gen 2	Auto, Enabled, Disabled	Enable or disable the control of Active State Power Management on SA side of the DMI Link.

### 6.1.11.4 NB PCIe Configuration

Feature	Options	Description
PEG0 – Gen X	Auto, Gen1, Gen2, Gen3	Configure PEG0 B0:D1:f0 Gen1-Gen2-Gen3
PEG ASPM	Disabled, Auto, ASPM L0s, ASPM L1, ASPM L0sL1	Control ASPM support for the PEG Device. This has no effect if PEG is not the currently active device.
ASPM L0s	Root Port Only, Endpoint Port Only, Both Root and Endpoint Ports, Disabled	Enable PCIe ASPM L0s.
Enable PEG	Disabled, Enabled, Auto	To enable or disable PEG.
Detect Non-Compliance Device	Enabled, Disabled	Detect Non-Compliance PCI Express Device in PEG
De-emphasis Control	-6 dB, -3,5dB	Both Root and Endpoint Ports
PEG Sampler Calibrate	Auto, Enabled, Disabled	Enable or disable PEG Sampler Calibrate. Auto means disabled for SNB MB/DT. ENbaled for IVB A0 B0.
Swing Control	Full, Half, Reduced	Perform PEG Swing Control, on IVB C0 and later.
Fast PEG Init	Enabled, Disabled	Enable or disable Fast PEG Init. Some optimization if no PEG devices present in cold boot.
RxCeM Loop back	Enabled, Disabled	Enable or disable RxCeM Loop back.
RxCeM Loop back lane	Lane 0 - 15	Selection RxCeM Loop Back lane

### 6.1.11.5 Memory Configuration

Feature	Options	Description
Memory Information	Informative	Displays Information about installed Memory
DIMM profile	Default DIMM profile, Custom Profile, XMPprofile1, XMP profile 2	Select DIMM timing profile that should be used

Feature	Options	Description
Memory Frequency	Auto, 1067, 1333, 1600, 1867, 1867, 2133, 2400, 2667	Maximum Memory Frequency selections in MHz.
ECC Support	Enabled, Disabled	Enable or disable DDR Ecc Support
Max TOLUD	Dynamic, 1GB to 3.25 GB in 0.25GB steps	Maximum Value of TOLUD. Dynamic assignment would adjust TOLUD automatically based on largest MMIO length of installed graphic controller
NMode Support	Auto, 1N Mode, 2N Mode	NMode Support Option.
Memory Scrambler	Enabled, Disabled	Enable or disable Memory Scrambler support.
MRC Fast Boot	Enabled, Disabled	Enable or disable MRC fast boot.
Force Cold Reset	Enabled, Disabled	Force cold reset or choose MRC cold reset mode, when cold boot is required during MRC execution. Note: If ME 5.0MB is present, Force cold reset is required!
DIMM Exit Mode	Auto, Slow Exit, Fast Exit	DIMM Exit Mode Control
Power Down Mode	No Power Down APD, PPD, APD-PPD	Power Down Mode Control
Scrambler Seed Generation Off	Enabled, Disabled	Control Memory Scrambler Seed Generation. Enable - do not generation scrambler seed. Disable - Generation scrambler seed always.
Memory Remap	Enabled, Disabled	Enable or disable memory remap above 4G.
Memory Alias Check	Enabled, Disabled	Enable or disable Memory Alias Check
Channel A DIMM Control	Enable Both DIMMS, Disable DIMM0, Disable DIMM1, Disable both DIMM	Enable or disable DIMMs on channel A.
Channel B DIMM Control	Enable Both DIMMS, Disable DIMM0, Disable DIMM1, Disable both DIMM	Enable or disable DIMMs on channel B.

### 6.1.11.6 Memory Thermal Configuration

Feature	Options	Description
Memory Thermal Management	Enabled, Disabled	Enable or disable Memory Thermal Management.
PECI Injected Temperature	Enabled, Disabled	Enable or disable memory temperatures to be injected to the processor via Peci.
EXTTS# via TS-on-Board	Enabled, Disabled	Enable or disable routing TS-on-Board's ALERT# and THERM# to EXTTS# pins on the PCH.
EXTTS# via TS-on-DIMM	Enabled, Disabled	Enable or disable routing TS-on-DIMM's ALERT# to EXTTS# pin on the PCH.
Virtual Temperature Sensor (VTS)	Enabled, Disabled	Enable or disable Virtual Temperature Sensor (VTS).

### 6.1.11.7 GT – Power Management

Feature	Options	Description
RC6(Render Standby)	Enabled, Disabled	Check to enable render standby support.
RC6+ ( Deep RC6 )	Enabled, Disabled	Check to enable Deep RC6 support.

### 6.1.12 Boot

Feature	Options	Description
Setup Prompt Timeout	1-65535sec	Number of seconds to wait for setup activation key. 65535(0xFFFF) means indefinite waiting.
Bootup NumLock State	On, Off	Select the keyboard NumLock state
Quiet Boot	Enabled, Disabled	Enables/Disables Quiet Boot option
Fast Boot	Enabled, Disabled	Enables/Disables boot with initialization of a minimal set of devices required to launch active boot option. Has no effect for BBS boot options.  For more information see also technotes in chapter 6.7
Option ROM Messages	Force Bios, Keep current	Set display mode for option ROM

Feature	Options	Description
GateA20 Active	Upon Request, Always	UPON Request – GA20 can be disabled using BIOS services. Always – do not allow disabling GA20; this option is useful when any RT code is executed above 1MB
Interrupt 19 Response	Immediate, Postponed	Bios reaction on INT19 trapping by Option Rom: Immediate – execute the trap right now Postponed – execute the trap during legacy boot
Launch CSM	Enable, Disable	This option controls if CSM will be launched
Boot option filter	UEFI and Legacy, Legacy only, UEFI only	This option controls what devices system can boot to.
Launch PXE OPROM policies	Do not launch, UEFI only, Legacy only	Controls the execution of UEFI and Legacy PXE OPROM
Launch Storage OPROM	Do not launch, UEFI only, Legacy only	Controls the execution of UEFI and Legacy Storage OPROM
Onboard PATA Controller OPROM	Disabled, Enabled	Enable or disable boot option for onboard PATA controller <b>Note: This option is only available on CXB-6S</b>
Launch Video OPROM	Do not launch, UEFI only, Legacy only Legacy first UEFI first	Controls the execution of UEFI and Legacy Video OPROM.
Other PCI device ROM	UEFI OproM Legacy OproM	For PCI devices other than Network, Mass storage or Video defines which OproM to launch
Boot Option #1...	Device x	Set the system boot order  Note: The number of available Boot options is dependent on the devices which are connected.

### 6.1.13 Security

Feature	Options	Description
Administrator Password	Set Password	Set Setup Administrator Password
User Password	Set Password	Set User Password



HDDSecurity Configuration	Set Password	Set HDD Password
------------------------------	--------------	------------------

## 6.1.14 The Save & Exit Menu

The following sections describe each of the options on this menu.

### Save Changes and Exit

After making your selections in the setup menus, always select "Exit Saving Changes". This procedure stores the selections displayed in the menus in a flash. The next time you boot your computer, the BIOS configures your system according to the setup selections stored in flash. If you attempt to exit without saving, the program asks if you want to save before exiting. During boot-up, the Aptio BIOS attempts to load the values saved in flash. If those values cause the system boot to fail, reboot and press <ESC or DEL> to enter Setup. In Setup, you can get the Default Values (as described below) or try to change the selections that caused the boot to fail.

### Discard Changes and Exit

Exit system setup without saving any changes.

### Save Changes and Reset

When you have completed the system configuration changes, select this option to save the changes and reboot the system, so the new system configuration parameters can take effect.

### Discard Changes and Reset

Select this option to quit Aptio™ TSE without making any modifications to the system configuration

### Save Changes

Selecting "Save Options" saves all the selections without exiting Setup. You can return to the other menus if you want to review and change your selections.

### Discard Changes

Discard changes done so far to any of the setup options

### Restore Defaults

Restore/load default values for all the setup options

### Restore User Defaults

Restore the User defaults to all the setup options.

### **Save as User Defaults**

Save changes done so far as User defaults.

### **Boot Override**

It will display all the available boot options from the Boot Option List. The user can select any of the options to select to the particular device and boot directly from it.

### **Launch EFI Shell from filesystem device**

Attempts to Launch EFI Shell application (Shellx64.efi) from one of the available filesystem devices.

## **6.2 BIOS and Firmware Update**

If a System-BIOS update is required please follow these instructions:

#### **- Bios Update from DOS:**

- Create a bootable DOS disk, USB Stick or hard disk and unpack the update tool AFUDOS.exe from AFUx64\_301.msi
- Copy the files "afudos.exe", "uefi.rom" and "update.bat" to this device.
- Boot the system from this device.
- Type "update" to update the System Bios.
- When the Bios update has finished, reboot the system.

#### **- Bios Update under Windows:**

- Copy the afuwingui.exe, amifldr32.sys and the bios image uefi.rom to a storage media (e.g. USB stick).
- Boot Windows XP or Windows 7.
- Copy the 3 files from your storage media to your Harddisk
- Run afuwingui.exe. Make sure that no other application is running to avoid crashes during the update procedure.
- Select "Open" and choose the bios image file uefi.rom.
- After it has opened, a new Tab Window will be displayed where you can choose what block options should be updated. To make sure all relevant updates will be updated, select "Program all Blocks". All Blocks should be marked now.
- Click the Button "Flash" and Bios update will start.
- After update is finished ( all blocks are green ), restart your system.

**Note:** The Amiflash tool for windows can be downloaded from [www.ami.com](http://www.ami.com)

### - Bios Update from EFI Shell

Create a FAT32 formatted removable device and unpack the update tool AfuEfix64.efi from AFUx64\_301.msi

- Copy an EFI Shell (shellx64.efi) into the root directory of the device.
- Copy the files "AfuEfix64.efi", "uefi.rom", "update.nsh" to this device.
- Enter System setup and under the menu bar "Save and Exit" choose Launch EFI Shell from filesystem device.
- After Shell is loaded, type:
  - fs0:
  - update.nsh
- When the Bios update has finished, reboot the system.

**Note:** If an EFI Shell is needed for Bios updates, please contact MSC Technical support.

**Note:** After the system has been updated, the setup settings will be changed to defaults and therefore it may be necessary to enter Setup to reconfigure the system settings.

## 6.3 Blind Restoration of Bios default settings (no display available)

- Power up the System
- Repeatedly press DEL for several seconds
- Press F3 for default settings or F2 for previous values.
- Press Enter
- Press F4
- Press Enter
- System will restart

## 6.4 Restore Bios settings from file

It is possible to save configured Bios settings and copy these settings to other boards which have the same Bios version.

- Configure the setup as required
- Load DOS or EFI Shell with afudos.exe ( for DOS ) or afuefix64.efi ( for EFI Shell ).
- Run afudos.exe/afuefix64.efi with following switch to save current Bios:  
Afudos.exe filename /o  
Afuefix64.efi filename /o
- To copy these Bios settings onto another module run afudos.exe or afuefix64.efi with following switch:  
Afudos.exe filename /n /R  
Afuefix64.efi filename /n /R

Only the Bios settings will be updated without flashing the complete Bios.

---

If complete Bios update is also needed, additional switches are needed :

Afudos.exe filename /p /b /n /x

Afuefix64.efi filename /p /b /n /x

## 6.5 Bios Recovery

If an Bios update will be interrupted ( e.g due to power loss ) and the update has not been finished, it can be that the system will not boot. In this case it is possible to restore the Bios with the following method:

1. Copy the bios file uefi.rom in the root folder of an USB stick.
2. Connect the USB stick with the system which was not correctly updated.
3. Short the recovery jumpers as seen in chapter [3.1](#) and turn on system. Wait until you see the bios setup screen with the recovery options, then disconnect shorted jumpers
4. Check that "Reset NVRAM" and "Main Block Update" is enabled.
5. Select "Proceed with flash update"
6. Bios will be restored.

## 6.6 Post Codes

For Post Code information please contact MSC Technical Support

Email: [support@msc-technologies.eu](mailto:support@msc-technologies.eu)

Phone: +49 8165 906-200

## 6.7 Tech Notes

### 1. Intel® Rapid Storage Technology

With Intel Rapid Storage Technology you can take use of the advantages of AHCI and RAID.

Through AHCI, storage performance is improved with Native Command Queuing (NCQ). AHCI also delivers longer battery life with Link Power Management (LPM), which can reduce the power consumption of the chipset and Serial ATA (SATA) hard drive.

By enabling Raid you have the possibilities of using Raid 0, Raid 1, Raid 5 and Raid 10.

- RAID 0 uses the read/write capabilities of two or more hard drives working together to maximize storage performance. The hard drives in a RAID 0 volume are combined to form one volume which appears as a single virtual drive to the operating system. For example, four 120GB hard drives in a RAID 0 array will appear as a single 480GB hard drive to the operating system.
- A RAID 1 array contains two hard drives where the data between the two is mirrored in real time. Because all of the data is duplicated, the operating system treats the usable space of a RAID 1 array as the maximum size of one hard drive in the array. For example, two 120GB hard drives in a RAID 1 array will appear as a single 120GB hard drive to the operating system.
- A RAID 5 array is three or more hard drives with data divided into manageable blocks called strips. The main benefits of RAID 5 are storage capacity and data protection.
- A RAID 10 array uses four hard drives to create a combination of RAID levels 0 and 1 by forming a RAID 0 array from two RAID 1 arrays.

To select the Raid mode desired, enter setup and enable Raid in the Sata Submenu under Advanced. Exit the setup with F4. System will restart and you will be prompt to enter CTRL-I to open Raid GUI. Here you can configure your connected Raid disks and select the raid mode. On Windows systems it is recommended to install the Intel Rapid Storage Device drivers.

**Note:** Using AHCI or Raid needs to install AHCI/Raid drivers during setup of Windows XP by pressing F6 when setup starts. The drivers must be available on an USB FD Drive.

### 2. Intel Rapid Start

Using this technology wakes your system from a S4 sleep state nearly as fast as from S3.

If your system is in S0 and you enter S3, the system will wake up from S3 and saves all the memory to a special partition on a SSD and then the system will enter S4. After resuming from S4 all saved memory content will be written back from SSD to Ram. The advantage with this simulated S3 is power saving.

### 3. EIST ( Enhanced Intel Speed Step )

This allows the processor to meet the instantaneous performance needs of the operation being performed, while minimizing power draw and heat dissipation. Processor clock will be at it's minimum possible frequency when in IDLE. When performing CPU loads, it will change its frequency up to its maximum frequency.

**Note:** If EIST is disabled in setup, the CPU will run at its maximum speed. Turbo Boost Technology won't be available.

#### 4. Turbo Boost Technology 2.0

Intel Turbo Boost is a technology that enables the processor to run above its base operating frequency via dynamic control of the CPU's "clock rate". It is activated when the operating system requests the highest performance state of the processor. The increased clock rate is limited by the processor's power, current and thermal limits, as well as the number of cores currently in use and the maximum frequency of the active cores.

For more information about Intel® Turbo Boost 2 Technology visit the Intel® website.

**Note:** Turbo Boost will only work if EIST is enabled.

#### 5. ASPM ( Active State Power Management )

Active State Power Management or ASPM is a power management protocol used to manage PCI Express-based serial link devices as links become less active over time. As serial-based PCIe bus devices, such as IEEE1394 (FireWire), become less active, it is possible for the computer's power management system to take the opportunity to reduce overall power consumption by placing the link PHY into a low-power mode and instructing other devices on the link to follow suit.

#### 6. TXT ( Trusted Execution Technology )

Due to the complexity of this feature, please visit

<http://www.intel.com/content/dam/www/public/us/en/documents/white-papers/trusted-execution-technology-security-paper.pdf>

Note: To use this feature VT, Vt-d, SMX and TPM must be enabled.

#### 7. IAMT ( Intel Active Management Technology )

Intel Active Management Technology (AMT) is a technology for remotely managing and securing PCs out-of-band. With AMT it is possible to remotely power up, power down, power cycle and reset the client computer. Complete System Information ( Hardware, Software, System Log ) is remotely available for the Administrator. It is also possible to remote boot the PC and redirect to a CD-ROM, DVD or other boot device that is connected on the host pc. This is useful if the PC has a corrupted or missing OS. Also it is possible to remotely redirect to the systems bios via console redirection through serial over LAN (SOL). This feature supports remote repair, remote troubleshooting, remote repair, software upgrades and so on.

#### 8. Intel VT and VT-d

Increasing manageability, security, and flexibility in IT environments, virtualization technologies like hardware-assisted Intel® Virtualization Technology (Intel® VT) combined with software-based virtualization solutions provide maximum system utilization by consolidating multiple environments into a single server or PC. By abstracting the software away from the underlying hardware, a world of new usage models opens up that reduce costs, increase management efficiency, strengthen security, while making your computing infrastructure more resilient in the event of a disaster.

For more information about the technology please visit:

<http://www.intel.com/technology/virtualization/>

VT-d supports the remapping of I/O DMA transfers and device-generated interrupts. The architecture of VT-d provides the flexibility to support multiple usage models that may run un-modified, special-purpose, or "virtualization aware" guest OSs. The VT-d hardware capabilities for I/O virtualization complement the existing Intel® VT capability to virtualize processor and memory resources. Together, this roadmap of VT technologies offers a complete solution to provide full hardware support for the virtualization of Intel platforms.

## 9. Fast Boot

Fast Boot supported by Aptio provides faster boot time by learning the system configuration on the first boot. On the Next boot system boots faster because the bios will only use the best boot path from the first OS boot. It configures only devices needed for the OS to boot. It adapts when system changes.

## 10. Trusted Platform Module (TPM)

A TPM is a cryptoprocessor that can store cryptographic keys that protect information.

The Trusted Platform Module offers facilities for the secure generation of cryptographic keys, and limitation of their use, in addition to a hardware pseudo-random number generator. It also includes capabilities such as remote attestation and sealed storage.

- "Remote attestation" creates a nearly unforgeable hash-key summary of the hardware and software configuration. The program encrypting the data determines the extent of the summary of the software. This allows a third party to verify that the software has not been changed.
- "Binding" encrypts data using the TPM endorsement key, a unique RSA key burned into the chip during its production, or another trusted key descended from it.
- "Sealing" encrypts data in similar manner to binding, but in addition specifies a state in which the TPM must be in order for the data to be decrypted (unsealed).

Software can use a Trusted Platform Module to authenticate hardware devices. Since each TPM chip has a unique and secret RSA key burned in as it is produced, it is capable of performing platform authentication. For example, it can be used to verify that a system seeking access is the expected system.

## 11. List of references

4. Turbo Boost  
[http://en.wikipedia.org/wiki/Intel\\_Turbo\\_Boost](http://en.wikipedia.org/wiki/Intel_Turbo_Boost)
5. ASPM  
[http://en.wikipedia.org/wiki/Active\\_State\\_Power\\_Management](http://en.wikipedia.org/wiki/Active_State_Power_Management)
8. Intel Vt and VT-d  
<http://ark.intel.com/VTList.aspx>  
<http://www.intel.com/technology/itj/2006/v10i3/2-io/7-conclusion.htm>
10. TPM  
[http://en.wikipedia.org/wiki/Trusted\\_Platform\\_Module](http://en.wikipedia.org/wiki/Trusted_Platform_Module)

## 7 EAPI

The "Embedded Application Programming Interface" (EAPI) used by this module provides a standardized interface for customer applications. This interface allows a user mode application access to hardware specific information as well as hardware resources. Following features are supported:

- view board information
- access to NVRAM
- access to I2C
- control GPIO's
- control backlight
- set watchdog timer
- view sensor values of hardware monitor

MSC provides a software package which is downloadable here after registration

[www.msc-technologies.eu/support/boards](http://www.msc-technologies.eu/support/boards)



## 8 Troubleshooting

### Problem 1: USB stick recognized as floppy

Some USB sticks are recognized as floppies (show up as "A:" drive under DOS). If this is not wanted, there is way to handle such a USB stick as a fixed disk (int13h device 8xh).

#### Solution:

For USB, you can check in BIOS setup program under *Advanced -> USB Configuration* and at the bottom it should have a list of USB mass storage devices. Here you can choose between Floppy, Forced Floppy, Hard Disk or CD ROM behavior of your USB stick.

### Problem 2: ADD2 card not recognized

In some cases the Digital Display Port B will not be enabled when used as SDVO port. The SDVO\_CTRLDATA pin is defined in the 3.3V-plane of the PCH. Originally SDVO control signals were defined as 2.5V level signals. The SDVO\_CTRLDATA pin has a 20k pull-down inside the PCH which is active during power-up. The minimum high level of the PCH to recognize an enabled SDVO-port is 0.7 x 3.3V. The internal pull-down may cause that this level is not achieved.

#### Solution:

The pull-up resistor at the SDVO\_CTRLDATA pin on the ADD2 card must be set to an appropriate value.

For additional help contact MSC Technical Support:

Phone: +49 - 8165 906 - 200

Fax: +49 - 8165 906 - 201

Email: [support@msc-technologies.eu](mailto:support@msc-technologies.eu)