

# VPX-VLX85 / VPX-VLX110 / VPX-VLX155 VPX-VLX85CC / VPX-VLX110CC / VPX-VLX155CC

# **USER'S MANUAL**



**ACROMAG INCORPORATED** 

30765 South Wixom Road P.O. BOX 437

Wixom, MI 48393-7037 U.S.A.

Tel: (248) 624-1541 Fax: (248) 624-9234

Copyright 2011, Acromag, Inc., Printed in the USA. Data and specifications are subject to change without notice.

8500-920-A11F000

# **Table of Contents**

Ordering Information	
Key Features	
PCle Interface Features	
Software	
ENGINEERING DESIGN KIT	
BOARD DLL CONTROL SOFTWARE	
BOARD VxWORKS SOFTWARE	
BOARD QNX SOFTWARE	Error! Bookmark not de
BOARD Linux SOFTWARE	
References	
REPARATION FOR USE	
Unpacking and Inspecting	
and and another and another and another and another and another and another another and another anothe	
Card Cage Considerations	
Card Cage Considerations  Backplane  Default Hardware Configuration for the VPX-VLX	
Card Cage Considerations  Backplane  Default Hardware Configuration for the VPX-VLX  Front Panel Field I/O Connector  Rear P4 Field I/O Connector  Non-Isolation Considerations	
Card Cage Considerations  Backplane  Default Hardware Configuration for the VPX-VLX  Front Panel Field I/O Connector  Rear P4 Field I/O Connector	
Card Cage Considerations  Backplane  Default Hardware Configuration for the VPX-VLX  Front Panel Field I/O Connector  Rear P4 Field I/O Connector  Non-Isolation Considerations  Flash Write Disable Resistor  Jumper Settings for the VPX-VLX	
Card Cage Considerations  Backplane  Default Hardware Configuration for the VPX-VLX  Front Panel Field I/O Connector  Rear P4 Field I/O Connector  Non-Isolation Considerations  Flash Write Disable Resistor  Jumper Settings for the VPX-VLX  PCIe Lane Selection	
Card Cage Considerations  Backplane  Default Hardware Configuration for the VPX-VLX  Front Panel Field I/O Connector  Rear P4 Field I/O Connector  Non-Isolation Considerations  Flash Write Disable Resistor  Jumper Settings for the VPX-VLX	
Card Cage Considerations  Backplane  Default Hardware Configuration for the VPX-VLX  Front Panel Field I/O Connector  Rear P4 Field I/O Connector  Non-Isolation Considerations  Flash Write Disable Resistor  Jumper Settings for the VPX-VLX  PCIe Lane Selection	
Card Cage Considerations  Backplane  Default Hardware Configuration for the VPX-VLX  Front Panel Field I/O Connector  Rear P4 Field I/O Connector  Non-Isolation Considerations  Flash Write Disable Resistor  Jumper Settings for the VPX-VLX  PCIe Lane Selection  Ground Selection	
Card Cage Considerations  Backplane  Default Hardware Configuration for the VPX-VLX  Front Panel Field I/O Connector  Rear P4 Field I/O Connector  Non-Isolation Considerations  Flash Write Disable Resistor  Jumper Settings for the VPX-VLX  PCIe Lane Selection  Ground Selection  Rear Connector Pinout	
Card Cage Considerations  Backplane  Default Hardware Configuration for the VPX-VLX  Front Panel Field I/O Connector  Rear P4 Field I/O Connector  Non-Isolation Considerations  Flash Write Disable Resistor  Jumper Settings for the VPX-VLX  PCIe Lane Selection  Ground Selection  Rear Connector Pinout  Rear Site Connector J4	
Card Cage Considerations  Backplane  Default Hardware Configuration for the VPX-VLX  Front Panel Field I/O Connector  Rear P4 Field I/O Connector  Non-Isolation Considerations  Flash Write Disable Resistor  Jumper Settings for the VPX-VLX  PCIe Lane Selection  Ground Selection  Rear Connector Pinout  Rear Site Connector J4  XMC Connector Pinout	

	VPX P1 Connector – PCIe	17
	VPX P2 Connector –Rear I/O	18
	Installing and Removing XMC Module	19
	VPX-VLX Air-Cooled	19
	VPX-VLX-CC Conduction Cooled	21
3.0 P	ROGRAMMING INFORMATION	24
	GETTING STARTED	24
	PCIe CONFIGURATION ADDRESS SPACE	25
	CONFIGURATION REGISTERS	26
	BAR0 MEMORY MAP	28
	Interrupt Control/Status Register (Read/Write) - (BARO + 00H)	29
	DMA Status/Abort Register (Read/Write) - (BAR0 + 04H)	30
	Global Interrupt Enable Bit-31 (Read/Write) - (BARO + 08H)	31
	DMA System Starting Address LSB Registers (Read/Write) - (BARO + 100H and 120H)	32
	DMA System Starting Address MSB Registers (Read/Write) - (BARO + 104H and 124H)	32
	DMA Transfer Size Registers (Read/Write) - (BAR0 + 108H and 128H)	33
	DMA Command Registers (Read/Write) - (BARO + 10CH and 12CH)	33
	DMA VPX Board Starting Address Registers (Read/Write) - (BAR0 + 110H and 130H)	34
	Start DMA Transfer (Write Only) - (BAR0 + 114H and 134H)	34
	BAR2 MEMORY MAP	35
	Flash Configuration	41
	Direct PCIe bus to Xilinx Configuration	42
	Configuration Status Register (Read Only) – (BAR2 + 0000H)	37
	Configuration Control (Read/Write) – (BAR2 + 04H)	37
	Configuration Data (Write Only) – (BAR2 + 08H)	37
	Flash Status 1 (Read Only) – (BAR2 + 0CH)	
	Flash Status 2 (Read Only) – (BAR2 + 10H)	
	Flash Read (Read Only) – (BAR2 + 14H)	38
	Flash Reset (Write Only) – (BAR2 + 18H)	39
	Flash Start Write (Write Only) – (BAR2 + 1CH)	
	Flash Erase Sector (Write Only) – (BAR2 + 20H )	
	Flash Erase Chip (Write Only) – (BAR2 + 24H)	
	Flash Data Register (Read/Write) – (BAR2 + 28H)	
	Flash Address 7->0 (Read/Write) – (BAR2 + 2CH)	
	Flash Address 15->8 (Read/Write) – (BAR2 + 30H)	
	Flash Address 23->16 (Read/Write) – (BAR2 + 34H)	40
	SYSTEM MONITOR REGISTERS U5 PCle bus	
	System Monitor Status/Control Register (Read/Write) – (BAR2 + 38H)	43

	System Monitor Address Register (Write Only) – (BAR2 + 3CH)	43
B.A	AR2 U7 FPGA REGISTERS	44
	Software Reset and Status Register (Read/Write) - (BAR2 + 8000H)	
	Rear I/O Connector Read Register (Read Only) - (BAR2 + 802CH)	
	Rear I/O Connector Write Register (Read/Write) - (BAR2 + 8030H)	
	DMA Control Register (Read/Write) - (BAR2 + 8034H)	
	FPGA- SRAM Data Register (Read/Write) - (BAR2 + 8038H and 803CH)	
	FPGA-Port SRAM Control Register (Read/Write) – (BAR2 + 8040H)	
	FPGA-Port SRAM Internal Address Register (Read/Write) – (BAR2 + 8044H)	
	FPGA-Port SRAM DMA Channel 0/1 Threshold Registers (Read/Write) – (BAR2 + 8048H/ 804	
	FPGA-Port SRAM Address Reset Registers 0/1 (Read/Write) – (BAR2 + 8050H/ 8054H)	
	VPX Board Identification Code Register (Read Only) - (BAR2 + 8058H)	
	DDR SDRAM Control Register (Read/Write) –(BAR2 + 805CH)	
	DDR SDRAM Address Register (Read/Write) –(BAR2 + 8060H)	
	DDR SDRAM Read Registers (Read Only) – (BAR2 + 8064H to 8070H)	
	DDR SDRAM Write Registers (Read/Write) – (BAR2 + 8074H to 8080H)	
	DDR SDRAM Mask Register (Read/Write)–(BAR2 + 8084H)	
	System Monitor Status/Control Register (Read/Write) – (BAR2 + 8088H)	
	System Monitor Status/Control Register (Read/Write) – (BAR2 + 8088H) Error! Bookmark	
	System Monitor Address Register (Write Only) – (BAR2 + 808CH)	57
	DUAL PORT MEMORY	58
D.	ND4 MEMORY MAR	Ε0
DA	AR4 MEMORY MAP  Static RAM Memory (Read/Write) – (BAR4 + 000000H to 7FFFFFH)	
	Static NAIN Memory (Nead) Write) - (BAN4 + 0000000 to 7FFFFF)	30
4.0 THE	EORY OF OPERATION	59
Or	peration of the VPX-VLX	59
•	I2C Bus and Temperature sensor	
	LED's	
	PCIe INTERFACE LOGIC	
	SYNCHRONOUS Dual-Port SRAM	
	DDR2 SDRAM	61
	Local Bus Signals	
	Local Bus CLOCK CONTROL	
5.0 SER	VICE AND REPAIR	65
Se	ervice and Repair Assistance	65
Pr	eliminary Service Procedure	65
	, here to Get Help	
VV	nere to det neip	55

6.0 SP	PECIFICATIONS	66
	PHYSICAL	
	POWER REQUIREMENTS	66
	ENVIRONMENTAL	
	VPX Specification	68
	FPGA (VPX-VLX85)	68
	FPGA (VPX-VLX110)	68
	FPGA (VPX-VLX155)	68
	REAR I/O	
	FRONT I/O	69
	Write Disable Jumper	69
	Double Data Rate 2 SDRAM	69
	Dual Port SRAM	70
	Flash Memory	
	PCle Bus Interface	70
(	Certificate of Volatility	71
,	VPX-VLX Block Diagram	72

All trademarks are the property of their respective owners.

#### **IMPORTANT SAFETY CONSIDERATIONS**

You must consider the possible negative effects of power, wiring, component, sensor, or software failure in the design of any type of control or monitoring system. This is very important where property loss or human life is involved. It is important that you perform satisfactory overall system design and it is agreed between you and Acromag, that this is your responsibility.

The information of this manual may change without notice. Acromag makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Further, Acromag assumes no responsibility for any errors that may appear in this manual and makes no commitment to update, or keep current, the information contained in this manual. No part of this manual may be copied or reproduced in any form without the prior written consent of Acromag, Inc.

# **RELATED PUBLICATIONS**

The following manuals and part specifications provide the necessary information for in depth understanding of the AX board.

Virtex-5 Data Book http://www.xilinx.com IDT70T3519S Spec. http://www.idt.com

IDT70T3509MS Spec. http://www.idt.com

MT47H32M16CC Spec

http://www.micron.com

CY23EP05 Specification

http://www.cypress.com

### 1.0 GENERAL INFORMATION

The VPX-VLX series is a 3U VPX Non-Intelligent product design using a 4x PCIe bus connection. The VPX-VLX uses a PLX Technology® PCIe Switch Chip (PEX 8624) and PLX Technology® PCIe to PCI Bridge Chip (PEX 8114) to interface between the VPX bus and the XMC mezzanine I/O module card.

The re-configurable XMC modules use the Xilinx Virtex-5 LX FPGA. Reconfiguration of the FPGA is possible via a direct download into the Xilinx FPGA over the PCle bus. In addition, on board flash memory can be loaded with FPGA configuration data for automatic Xilinx configuration on power-up. Flash programming is also implemented over the PCle bus.

Acromag provides an example design that includes an interface to the user rear I/O and front I/O connectors and an example memory interface controller to the 32M x 32-bit DDR-SDRAM. The example design also, includes an interface to the SRAM with DMA hardware support.

# **Ordering Information**

The following table list the orderable models and their corresponding operating temperature range.

Models VPX-VLX85/110/155 are air-cooled front and rear I/O products.

Models VPX-VLX85/110/155CC are extended temperature conduction-cooled products which only support rear I/O.

**Table 1.1:** The VPX-VLX boards are available in both standard and extended temperature ranges

MODEL	FPGA	OPERATING TEMPERATURE RANGE
VPX-VLX85	XC5VLX85T	0°C to +70°C
VPX -VLX85CC	XC5VLX85T	-40°C to +85°C
VPX -VLX110	XC5VLX110T	0°C to +70°C
VPX -VLX110CC	XC5VLX110T	-40°C to +85°C
VPX -VLX155	XC5VLX155T	0°C to +70°C
VPX -VLX155CC	XC5VLX155T	-40°C to +85°C

### **Key Features**

- PCIe x4 lane VITA 46.4 Backplane Compliance The VPX-VLX supports a
  4 lane PCIe connection to the backplane. VPX-VLX is compatible with
  Open VPX (VITA 65.0).
- **ESD Strip** The VPX-VLX board has been designed to provide electrostatic discharge (ESD) capability by using an ESD strip on the board.
- Injector/Ejector Handle The VPX-VLX uses a modern injector/ejector handle, which pushes the board into the rack during installation and has a positive self-locking mechanism so it cannot be unlocked accidentally. This handle is fully IEEE 1101.10 compliant and is needed to give leverage to install and remove the board.
- **EMC Front Panel** The VPX-VLX uses the preferred EMC front panel per IEEE 1101.10 specification.
- Conduction Cooled Frame The VPX-VLX CC models have a custom conduction cooled assembly consisting of a conduction cooled frame, thermo bars, ejector/injectors and wedge-locks designed to thermally conduct heat away from the Conduction Cooled XMC module.
- **Reconfigurable Xilinx FPGA** In system configuration of the FPGA is performed through a flash configuration device or via the PCIe bus. This provides a means for creating custom user defined designs.
- 32M x 32 DDR-SDRAM A 32M x 32-bit double data rate (DDR2) dynamic random-access memory (DRAM) is directly accessed through the Xilinx user-programmable FPGA. Read and write accesses to the DDR2-SDRAM are burst oriented.
- **1Meg x 64 Dual-Port SRAM** A 1Meg x 64-bit dual-port static random access memory (SRAM) is included. One port of the SRAM provides a direct link from the PCle bus to the SRAM memory. The second port of the SRAM provides a direct link to the Xilinx user programmable FPGA.
- Interface to Front Multifunction Modules Various mezzanine modules ("AXM" model prefix), ordered separately, allow the user to select the Front I/O required for their application.
- Interface to Rear P4 Connector The Virtex 5 FPGA is directly connected to 64 pins of the rear P4 connector. All 2.5volt IO standards supported by the Virtex 5 device are available. The example design provides low voltage differential signaling as 32 LVDS input/output signals.
- Write Disable Jumper User configurable flash memory can be hardware write disabled by removal of an on board zero ohm surface

mount resistor.

 Example Design Provided – The example VHDL design includes implementation of the Local bus interface, control of digital front and rear I/O, and SRAM read/write interface logic.

### **PCle Interface Features**

- PCIe Bus A four lane PCI Express 1.1 bus operating at a speed of 2.5 Gbps per lane per direction is provided. This gives up to 2GBytes/sec data rate on the bus.
- PCIe Bus Master The PCIe interface logic becomes the bus master to perform DMA transfers.
- DMA Operation The PCIe bus interface supports two independent DMA channels capable of transferring data to and from the on board SRAM. The example design implements DMA block and demand modes of operation.
- **64, 32, 16, 8-bit I/O** Register Read/Write is performed through data transfer cycles in the PCle memory space. All registers can be accessed via 32, 16, or 8-bit data transfers. Access to Dual Port Memory can be accessed via 64, or 32-bit transfers.
- Compatibility Complies with PCIe Base Specification Revision 1.1.
   Provides one multifunction interrupt. The VPX-VLX is compatible with XMC VITA 42.3 specification for P15.

# **Software**

All VPX-VLX products will require support drivers specific to your operating system.

### **ENGINEERING DESIGN KIT**

Acromag provides an engineering design kit for the VLX boards (sold separately), a "must buy" for first time VLX module purchasers. The design kit (model XMC-VLX-EDK) provides the user with the basic information required to develop a custom FPGA program for download to the Xilinx user-programmable FPGA. The design kit includes a CD containing: schematics, parts list, part location drawing, example VHDL source, and other utility files. The VLX modules are intended for users fluent in the use of Xilinx FPGA design tools.

#### **BOARD DLL CONTROL SOFTWARE**

Acromag provides a software product (sold separately) to facilitate the development of Windows (2000/XP/Vista/7®) applications accessing Acromag PMC, XMC, and VPX I/O board products, PCI and PCIe I/O Cards, and CompactPCI I/O Cards. This software (Model PCISW-API-WIN) consists of low-level drivers and Windows 32 Dynamic Link Libraries (DLLs) that are compatible with a number of programming environments including Visual C++™, Visual Basic .NET® and others. The DLL functions provide a high-level interface to boards eliminating the need to perform low-level reads/writes of registers, and the writing of interrupt handlers.

#### **BOARD VXWORKS SOFTWARE**

Acromag provides a software product (sold separately) consisting of board VxWorks® software. This software (Model PMCSW-API-VXW) is composed of VxWorks® (real time operating system) libraries for all Acromag PMC, XMC, and VPX I/O board products, PCI and PCIe I/O Cards, and CompactPCI I/O Cards. The software is implemented as a library of "C" functions which link with existing user code to make possible simple control of all Acromag PCI and PCIe boards.

#### **BOARD Linux SOFTWARE**

Acromag provides a software product consisting of board Linux® software. This software (Model PMCSW-API-LNX) is composed of Linux® libraries for all Acromag PMC, XMC, and VPX I/O board products, PCI and PCIe I/O cards, and CompactPCI I/O cards. The software supports X86 CPUs only and is implemented as library of "C" functions which link with existing user code to make possible simple control of all Acromag PCI and PCIe boards.

### **References**

The following two whitepapers related to VPX are available for download on Acromag's website or by contacting your sales representative.

- Introduction to VPX: VITA 46, 48, and 65
- Will Acromag's VPX4810 work in my system?

### 2.0 PREPARATION FOR USE

### **Unpacking and Inspecting**

Upon receipt of this product, inspect the shipping carton for evidence of mishandling during transit. If the shipping carton is badly damaged or water stained, request that the carrier's agent be present when the carton is opened. If the carrier's agent is absent when the carton is opened and the



WARN ING:

This board utilizes static sensitive components and should only be handled at a static-safe workstation.

contents of the carton are damaged, keep the carton and packing material for the agent's inspection.

For repairs to a product damaged in shipment, refer to the Acromag Service Policy to obtain return instructions. It is suggested that salvageable shipping cartons and packing material be saved for future use in the event the product must be shipped.

This board is physically protected with packing material and electrically protected with an anti-static bag during shipment. However, it is recommended that the board be visually inspected for evidence of mishandling prior to applying power.

### **Card Cage Considerations**

Refer to the specifications section for loading and power requirements. Be sure that the system power supplies are able to accommodate the power requirements of the system boards, plus the installed Acromag board, within the voltage tolerances specified.

Acromag's VPX-VLX models are sold in different pitches as determined by the cooling technique. The VPX-VLX models are 0.8" pitch boards, and the VPX-VLX CC models are 0.85" pitch. Verify your chassis compliance to accommodate the various board pitches.

In an air cooled assembly, adequate air circulation must be provided to prevent a temperature rise above the maximum operating temperature and to prolong the life of the electronics. If the installation is in an industrial environment and the board is exposed to environmental air, careful consideration should be given to air-filtering.

In a conduction cooled assembly, adequate thermal conduction must be provided to prevent a temperature rise above the maximum operating temperature.

IMPORTANT: For a VPX-VLX model adequate air circulation of at least 100 LFM must be provided to prevent a temperature rise above the maximum operating temperature.

IMPORTANT: If a VPX-VLX CC model is not installed in a conduction cooled chassis, air circulation of at least 200 LFM must be provided to prevent a temperature rise above the maximum operating temperature.

### **Backplane**

This board is designed to work with a Backplane profile of BKP3-DISO6-15.2.7-n. Failure to use a compatible backplane could result in damage to this product or others in the chassis. For more information on backplane compatibility please refer to the Acromag VPX4810 Compatibility Whitepaper.

WARNING: THE VPX-VLX CAN ONLY BE USED ON A 3U BACKPLANE. PLUGGING THIS MODULE INTO A 6U BACKPLANE WILL RESULT IN DAMAGE TO THIS BOARD DUE INCOMPATIBLE POWER SUPPLY CONNECTIONS.

### **Default Hardware Configuration for the VPX-VLX**

The board may be configured differently, depending on the application. When the board is shipped from the factory, it is configured as follows:

- The on board flash memory device is read/write enabled.
- The default configuration of the programmable software control register bits at power-up are described in section 3.

The control registers must be programmed to the desired configuration before starting data input or output operation.

### Front Panel Field I/O Connector

The front panel connector provides the field I/O interface connections via optional (AXM) mezzanine I/O modules, purchased separately.

### Rear P4 Field I/O Connector

The PMC/XMC rear I/O P4 connector connects directly to the user-programmable FPGA. The VCCO pins are powered by 2.5 volts and thus will support the 2.5 volt IOStandards. The IOSTANDARD attribute can be set in the user constraints file (UCF). For example, rear I/O can be defined for LVCMOS25 (low voltage CMOS). The example design defines the rear I/O to LVDS\_25 (Low-Voltage Differential Signaling) in the user constraints file. The 2.5 volt IOStandards available are listed in table 6-39 of the Virtex 5 User Guide available from Xilinx.

The example design defines the rear I/O connector with 32 LVDS I/O pairs. The LVDS pairs are arranged in the same row in Table 2.1. For example, RIOO\_P and RIOO\_N form a signal pair. The P identifies the Positive input while the N identifies the Negative input.

**Table 2.1:** Board Rear Field I/O Pin Connections

The example design implements 2.5volt LVDS I/O to the rear connector. Signal pairs are routed to pins (1,3), (2,4) etc.

Ch.	Positive Pin Description	Pin	Negative Pin Description	Pin
0	RIOO_P	1	RIOO_N	3
1	RIO1_P	2	RIO1_N	4
2	RIO2_P	5	RIO2_N	7
3	RIO3_P	6	RIO3_N	8
4	RIO4_P	9	RIO4_N	11
5	RIO5_P	10	RIO5_N	12
6	RIO6_P	13	RIO6_N	15
7	RIO7_P	14	RIO7_N	16
8	RIO8_P	17	RIO8_N	19
9	RIO9_P	18	RIO9_N	20
10	RIO10_P	21	RIO10_N	23
11	RIO11_P	22	RIO11_N	24
12	RIO12_P	25	RIO12_N	27
13	RIO13_P	26	RIO13_N	28
14	RIO14_P	29	RIO14_N	31
15	RIO15_P	30	RIO15_N	32
16	RIO16_P	33	RIO16_N	35
17	RIO17_P	34	RIO17_N	36
18	RIO18_P	37	RIO18_N	39
19	RIO19_P	38	RIO19_N	40
20	RIO20_P	41	RIO20_N	43
21	RIO21 P	42	RIO21 N	44
22	RIO22_P	45	RIO22_N	47
23	RIO23_P	46	RIO23_N	48
24	RIO24_P	49	RIO24_N	51
25	RIO25_P	50	RIO25_N	52
26	RIO26_P	53	RIO26_N	55
27	RIO27_P	54	RIO27_N	56
28	RIO28_P	57	RIO28_N	59
29	RIO29_P	58	RIO29_N	60
30	RIO30_P	61	RIO30_N	63
31	RIO31_P	62	RIO31_N	64

This connector is a 64-pin female receptacle header (AMP 120527-1 or equivalent) which mates to the male connector on the VPX PMC/XMC module carrier board (AMP 120521-1 or equivalent).

# **Non-Isolation Considerations**

The board is non-isolated, since there is electrical continuity between the VPX backplane and VPX-VLX board grounds. As such, the field I/O connections are not isolated from the system. Care should be taken in designing installations without isolation to avoid noise pickup and ground loops caused by multiple ground connections.

The model VPX-VLX field I/O connections are made through the rear via J4 for a single PMC/XMC mezzanine I/O module card.

#### **Flash Write Disable Resistor**

By default the flash memory (U6) is read/write enabled. Removal of resistor R172 disables writing the flash configuration device. Refer to the Resistor Location Drawing at the end of this manual to identify the board location of R172.

### **Jumper Settings for the VPX-VLX**

The VPX-VLX has two jumpers for selecting the number of PCle lanes used from the backplane and another to control how the chassis ground is connected. Note that the jumpers are in the same location on each model regardless of the presence of the conduction cooling metalwork.

#### **PCIe Lane Selection**

This jumper sets the VPX-VLX to use the first 4 lanes (fat pipe) or the first 8 lanes (double fat pipe) from the backplane. Users should take care that these lanes are routed directory to the host card and are not shared by another module. The default selection is 4 lanes. Refer to diagram below for jumper position.

### **Ground Selection**

This jumper allows the user to attach the board metalwork (chassis ground) to either the DC ground or let it remain isolated. The default selection is to attach it to ground. Refer to diagram below for jumper position.



# **Rear Connector Pinout**

The following tables list all the board connections to the PMC J4 Rear I/O connector.

# Rear Site Connector J4Mapping to VPX Backplane P2 Connector

**Table 2.2:** PMC Rear I/O This connector contains the PMC/XMC Rear (J4) I/O Signals. These signals are routed to the VPX backplane P2 connector.

PIN	Signal	PIN	Signal
1	Rear Jn4-1/P2-E1	2	Rear Jn4-2/P2-B1
3	Rear Jn4-3/P2-D1	4	Rear Jn4-4/P2-A1
5	Rear Jn4-5/P2-F2	6	Rear Jn4-6/P2-C2
7	Rear Jn4-7/P2-E2	8	Rear Jn4-8/P2-B2
9	Rear Jn4-9/P2-E3	10	Rear Jn4-10/P2-B3
11	Rear Jn4-11/P2-D3	12	Rear Jn4-12/P2-A3
13	Rear Jn4-13/P2-F4	14	Rear Jn4-14/P2-C4
15	Rear Jn4-15/P2-E4	16	Rear Jn4-16/P2-B4
17	Rear Jn4-17/P2-E5	18	Rear Jn4-18/P2-B5
19	Rear Jn4-19/P2-D5	20	Rear Jn4-20/P2-A5
21	Rear Jn4-21/P2-F6	22	Rear Jn4-22/P2-C6
23	Rear Jn4-23/P2-E6	24	Rear Jn4-24/P2-B6
25	Rear Jn4-25/P2-E7	26	Rear Jn4-26/P2-B7
27	Rear Jn4-27/P2-D7	28	Rear Jn4-28/P2-A7
29	Rear Jn4-29/P2-F8	30	Rear Jn4-30/P2-C8
31	Rear Jn4-31/P2-E8	32	Rear Jn4-32/P2-B8
33	Rear Jn4-33/P2-E9	34	Rear Jn4-34/P2-B9

35	Rear Jn4-35/P2-D9	36	Rear Jn4-36/P2-A9
37	Rear Jn4-37/P2-F10	38	Rear Jn4-38/P2-C10
39	Rear Jn4-39/P2-E10	40	Rear Jn4-40/P2-B10
41	Rear Jn4-41/P2-E11	42	Rear Jn4-42/P2-B11
43	Rear Jn4-43/P2-D11	44	Rear Jn4-44/P2-A11
45	Rear Jn4-45/P2-F12	46	Rear Jn4-46/P2-C12
47	Rear Jn4-47/P2-E12	48	Rear Jn4-48/P2-B12
49	Rear Jn4-49/P2-E13	50	Rear Jn4-50/P2-B13
51	Rear Jn4-51/P2-D13	52	Rear Jn4-52/P2-A13
53	Rear Jn4-53/P2-F14	54	Rear Jn4-54/P2-C14
55	Rear Jn4-55/P2-E14	56	Rear Jn4-56/P2-B14
57	Rear Jn4-57/P2-E15	58	Rear Jn4-58/P2-B15
59	Rear Jn4-59/P2-D15	60	Rear Jn4-60/P2-A15
61	Rear Jn4-61/P2-F16	62	Rear Jn4-62/P2-C16
63	Rear Jn4-63/P2-E16	64	Rear Jn4-64/P2-B16

# **XMC Connector Pinout**

### **XMC Connector P5**

Table 2.3: XMC Connector P5

This connector contains eight PCIe lanes as well as all XMC power and control signals. Note that VPRW is 5V on the VPX-VLX.

Pin	A	В	С	D	E	F
1	PCIeT0p	PCIeT0n	+3.3V	PCIeT1p	PCIeT1n	+5.0V
2	GND	GND	TRST#	GND	GND	
3	PCIeT2p	PCIeT2n	+3.3V	РСІеТ3р	PCIeT3n	+5.0V
4	GND	GND	ТСК	GND	GND	
5	PCIeT4p	PCIeT4n	+3.3V	PCIeT5p	PCIeT5n	+5.0V
6	GND	GND	TMS	GND	GND	+12.0V
7	РСІеТ6р	PCIeT6n	+3.3V	РСІеТ7р	PCIeT7n	+5.0V
8	GND	GND	TDI	GND	GND	-12.0V
9	RFU	RFU	RFU	RFU	RFU	+5.0V
10	GND	GND	TDO	GND	GND	GA0
11	PCIeR0p	PCIeR0n	MBIST#	PCIeR1p	PCIeR1n	+5.0V
12	GND	GND	GA1	GND	GND	MPRESENT#
13	PCIeR2p	PCIeR2n	+3.3V AUX	PCIeR3p	PCIeR3n	+5.0V

14	GND	GND	GA2	GND	GND	MSDA
15	PCIeR4p	PCIeR4n	RFU	PCIeR5p	PCIeR5n	+5.0V
16	GND	GND	MVMRO	GND	GND	MSCL
17	PCIeR6p	PCIeR6n	RFU	PCIeR7p	PCIeR7n	RFU
18	GND	GND	RFU	GND	GND	RFU
19	REFCLK+	REFCLK-	RFU	Wake#	Root#	RFU

# **VPX Backplane Connector Pinouts**

### **VPX P0 Connector-Power and System Controls**

Table 2.4: VPX P0 Connector

Table 2.4 indicates the pin assignments for the VPX 3U assignments at the P0 connector. The connector consists of 8 wafers with up to 7 signals on each. The system management bus signals SM0, SM1, SM2, and SM3 use I<sup>2</sup>C to implement the Intelligent Platform Management Bus (IPMB) per VITA 46.11.

CAUTION: The VPX-VLX CAN NOT BE PLUGGED INTO A 6U VPX SYSTEM DUE TO POWER INCOMPATIBILITIES BETWTEEN THE 3U AND 6U FORM FACTORS. PLUGGING THE VPX-VLX INTO A 6U SYSTEM WILL DAMAGE THE BOARD!

Refer to the VPX specifications for additional information on these signals.

Wafer	Row G	Row F	Row E	Row D	Row C	Row B	Row A
1	+12V	+12V	+12V		+3.3V	+3.3V	+3.3V
2	+12V	+12V	+12V		+3.3V	+3.3V	+3.3V
3	+5V	+5V	+5V		+5V	+5V	+5V
4	SM2	SM3	GND	12V_AUX	GND	SYSRST	NVMRO
5	GAP	GA4	GND	3.3V_AUX	GND	SM0	SM1
6	GA3	GA2	GND	+12V_AU	GND	GA1	GA0
7	TCK	GND	TDO	TDI	GND	TMS	TRST
8	GND	REF_CLK-	REF_CLK+	GND	RES	RES	GND

Note: **BOLD ITALIC** signals are NOT USED by the VPX-VLX board.

### **VPX P1 Connector - PCIe**

Table 2.5: VPX P1 Connector

The VPX 3U P1 connector contains the high speed PCle signals. The VPX-VLX is compliant to VITA 46.4. The board is jumper selectable to select the bottom 4 lanes (L0-L3). The upper four are fully discounted from the backplane via a switch so they will not interfere with any other cards using those signals on the backplane.

Wafer	Row G	Row F	Row E	Row D	Row C	Row B	Row A
1	RES	GND	LO-TX-	L0-TX+	GND	LO-RX-	LO-RX+
2	GND	L1-TX-	L1-TX+	GND	L1-RX-	L1-RX+	GND
3	VBAT	GND	L2-TX-	L2-TX+	GND	L2-RX-	L2-RX+
4	GND	L3-TX-	L3-TX+	GND	L3-RX-	L3-RX+	GND
5	SYS_CON	GND	L4-TX-	L4-TX+	GND	L4-RX-	L4-RX+
6	GND	L5-TX-	L5-TX+	GND	L5-RX-	L5-RX+	GND
7	REG_CLK_SE	GND	L6-TX-	L6-TX+	GND	L6-RX-	L6-RX+
8	GND	L7-TX-	L7-TX+	GND	L7-RX-	L7-RX+	GND
9	P1-SE4	GND	L8-TX-	L8-TX+	GND	L8-RX-	L8-RX+
10	GND	L9-TX-	L9-TX+	GND	L9-RX-	L9-RX+	GND
11	P1-SE5	GND	L10-TX-	L10-TX+	GND	L10-RX-	L10-RX+

Note: **BOLD ITALIC** signals are NOT USED by this carrier board.

### VPX Backplane P2 Connector -Mapping to Rear Site I/O Connector J4


Table 2.6: VPX P2 Connector

The VPX P2 connector contains all of the Rear I/O routing from the PMC J4 connector. This connector consists of 16 differential wafers with 7 signals each. This pin out is compliant with VITA 46.9 P2w1-P64s. Note that the backplane connected to the VPX-VLX should be VITA 46.9 P2w1-P64s compliant to avoid any possible signal contentions.

Wafer	Row G	Row F	Row E	Row D	Row C	Row B	Row A
1	NC	GND	Jn4-1	Jn4-3	GND	Jn4-2	Jn4-4
2	GND	Jn4-5	Jn4-7	GND	Jn4-6	Jn4-8	GND
3	NC	GND	Jn4-9	Jn4-11	GND	Jn4-10	Jn4-12
4	GND	Jn4-13	Jn4-15	GND	Jn4-14	Jn4-16	GND
5	NC	GND	Jn4-17	Jn4-19	GND	Jn4-18	Jn4-20
6	GND	Jn4-21	Jn4-23	GND	Jn4-22	Jn4-24	GND
7	NC	GND	Jn4-25	Jn4-27	GND	Jn4-26	Jn4-28
8	GND	Jn4-29	Jn4-31	GND	Jn4-30	Jn4-32	GND
9	NC	GND	Jn4-33	Jn4-35	GND	Jn4-34	Jn4-36
10	GND	Jn4-37	Jn4-39	GND	Jn4-38	Jn4-40	GND
11	NC	GND	Jn4-41	Jn4-43	GND	Jn4-42	Jn4-44
12	GND	Jn4-45	Jn4-47	GND	Jn4-46	Jn4-48	GND
13	NC	GND	Jn4-49	Jn4-51	GND	Jn4-50	Jn4-52
14	GND	Jn4-53	Jn4-55	GND	Jn4-54	Jn4-56	GND
15	NC	GND	Jn4-57	Jn4-59	GND	Jn4-58	Jn4-60
16	GND	Jn4-61	Jn4-63	GND	Jn4-62	Jn4-64	GND

Note: **BOLD ITALIC** signals are NOT USED by this carrier board.

Rear I/O pin mapping diagram as defined in VITA 46.9. This product is complaint to rear I/O routing P2w1-P64s.




### **Installing and Removing XMC Module**


The procedure for installing the XMC module onto the VPX card varies depending on the model.

### **VPX-VLX Air-Cooled**


Step 1: Take the XMC module and verify that it has a front panel attached and properly screwed into the XMC module.



Step 2: Install the XMC module onto the VPX carrier by carefully angling the board so that the front panel slips though the gap in the metalwork. Once set align the connectors and gently push down until the connectors are fully seated.



Step 3: Flip the VPX-VLX over and install 4x M2.5 x 5 screws into the locations noted in the picture below. These correspond to the standoffs and the front XMC panel on the attached module.



4x M2.5 x 5 screws


#### **VPX-VLX-CC Conduction Cooled**

Step 1: Take your XMC module and verify that the front panel has been removed. Verify the jumper settings now.

Step 2: Loosen the two screws on the standoff of the XMC module by about 1 turn. This will allow you to easily move the position of the hex standoffs.

Step 3 Install the XMC module onto the VPX CC carrier by carefully angling the board so that the board to board connectors align and then pressing downward. If the hex standoffs prevent the insertion of the board, rotate them slightly until the module will fit.

### Angle Board to align XMC mating connectors.




standoffs (2x) if needed.


Step 4: Install the 16x M2 x 6 screws on this side of the board and tighten the 2 standoff screws.

# **Tighten standoff screws**

# Install 16x M2 x 6 screws



Step 5: Flip the VPX-VLX CC over and install  $2x M2.5 \times 5$  screws for the standoffs into the locations noted in the picture below. Optionally users can install another  $10x M2 \times 6$  screws into the bottom to further secure the VPX-VLX to the metalwork.



Install 2x M2.5 x 5 screws

Optional 10x M2 x 6 screws. Note that only five are shown.

### 3.0 PROGRAMMING INFORMATION

This section provides the specific information necessary to program and operate the board.

### **GETTING STARTED**

The VPX-VLX board is shipped with the user-programmable Xilinx FPGA code stored in flash memory. Upon power-up the VPX-VLX will automatically configure the FPGA with the example design code stored in flash. As a first step become familiar with the VPX-VLX, with the example code supplied by Acromag. The board will perform all the functions of the example design as described in this manual.

The Example Design Memory Map section gives a description of the I/O operations performed by the example design. It will allow testing of digital I/O, interrupts, read/write of dual port SRAM, and testing of both DMA channels. It is strongly recommended that you become familiar with the board features by using the example design as provided by Acromag.

CAUTION: Do not attempt to reconfigure the flash memory until after you have tested and become familiar with the VPX-VLX as provided in the example design.

2. After you are familiar with the VPX-VLX and have tested it using the example design, you can move on to step 2. Here you will modify the example design VHDL code slightly. It is recommended that you test this modified example design using the reconfiguration direct method. It is not recommended that the flash be overwritten until you have tested your code. The reconfigure direct method will allow programming of the FPGA directly from the PCIe bus. If for some reason the VPX-VLX does not perform as expected, you can power the VPX-VLX down. Upon power-up, the example design provided by Acromag will again be loaded into the FPGA.

The "Using the XMC SLX Engineering Design Kit" document provided in the engineering design kit will guide you through the steps required to modify the example design for your custom application.

See the "Direct PCIe bus to Xilinx Configuration" section for a description of the steps required to perform reconfiguration directly from the PCIe bus. The registers provided in the FPGA Programming Memory Map are used to implement a direct reconfiguration.

3. After you have thoroughly tested your customized FPGA design, you can erase the flash and write your application code to flash. Once the flash

is erased you will not be able to go back to the example design by simply powering down and restarting the board.

See the "Flash Configuration" section for a description of the steps required to write new data or to reprogram the example design code to the flash device. The registers provided in the FPGA Programming Memory Map are used to implement a flash erase and reprogram operations.

### **PCIe CONFIGURATION ADDRESS SPACE**

This board is a PCI Express Base Specification Revision 1.1 compliant PCIe bus board.

The PCIe bus is defined to address three distinct address spaces: I/O, memory, and configuration space. This board can be accessed via the PCIe bus memory, and configuration spaces.

The card's configuration registers are initialized by system software at power-up to configure the card. The board is a Plug-and-Play PCle card. As a Plug-and-Play card the board's base addresses are not selected via jumpers but are assigned by system software upon power-up via the configuration registers. A PCle bus configuration access is used to read/write the PCle card's configuration registers.

When the computer is first powered-up, the computer's system configuration software scans the PCIe bus to determine what PCIe devices are present. The software also determines the configuration requirements of the PCIe card.

The system software accesses the configuration registers to determine how many blocks of memory space the module requires. It then programs the board's configuration registers with the unique memory base address.

Since this board is relocatable and not fixed in address space, its device driver must use the mapping information stored in the board's Configuration Space registers to determine where the board is mapped in memory space.

The memory maps in this chapter reflect byte accesses using the "Little Endian" byte ordering format. Little Endian uses even-byte addresses to store the low-order byte. Little-Endian means that the least significant byte is stored at the lowest memory address and the most significant byte is stored at the highest memory address. The Intel x86 family of microprocessors uses "Little Endian" byte ordering.

Big Endian is the convention used in the Motorola 68000 microprocessor family and is the VMEbus convention. In Big Endian, the lower-order byte is stored at odd-byte addresses. Big-endian means that the most significant

byte is stored at the lowest memory address and the least significant byte is stored at the highest memory address.

	Low address	Layout of a 64-bit long int						High address
Little Endian	Byte 0	Byte 1	Byte 2	Byte 3	Byte 4	Byte 5	Byte 6	Byte 7
Big Endian	Byte 7	Byte 6	Byte 5	Byte 4	Byte 3	Byte 2	Byte 1	Byte 0

### **CONFIGURATION REGISTERS**

The PCIe specification requires software driven initialization and configuration via the Configuration Address space. This board provides 512 bytes of configuration registers for this purpose. It contains the configuration registers, shown in Table 3.1, to facilitate Plug-and-Play compatibility.

The Configuration Registers are accessed via the Configuration Address and Data Ports. The most important Configuration Registers are the Base Address Registers and the Interrupt Line Register which must be read to determine the base address assigned to the board and the interrupt request line that goes active on a board interrupt request.

**Table 3.1** Configuration Registers

Reg.	D31	D24	D23	D16	D15	D8	D7	D0
Num.								
0		Devi	ce ID			Vendo	or ID	
	0x5801 (VPX-VLX85)							
	0x	5802 (V	PX-VLX	110)		160	)5	
	0x	5804 (V	PX-VLX	155)				
1		Sta	tus			Comn	nand	
2		(	Class Co	de=1180	00		Rev I	D=00
3	BI	ST	He	ader	Late	ency	Ca	che
4	64-bit Memory Base Address for Memory Accesses to PCIe					PCle		
				d DMA Re				
6	64-bit Memory Base Address/32-bit Data to Virtex 5					5		
	User Registers, 4M Space(BAR2)							
8	64-bit Memory Base Address/64-bit Data							
		to	Dual Po	ort Memo	ry, 8M S	pace <b>(BA</b> l	R4)	
10				Not	Used			
11		Subsys	tem ID		Sul	bsystem	Vendor	ID
	0x	5801 (V	PX-VLX	(85)				
	0x	5802 (V	PX-VLX	110)		160	)5	
	0x	5804 (V	PX-VLX	155)				
12	Not Used							
13,14	Reserved							
15	Max	_Lat	Mir	_Gnt	Inte	r. Pin	Inter	. Line

This board is allocated memory space address (BARO) to access the PCIe interrupt, and DMA registers. The PCIe bus decodes 4K bytes for these memory space registers.

This board is allocated a 4M byte block of memory (BAR2) that is addressable in the PCIe bus memory space. BAR2 space is used to access the board's flash configuration functions and the reprogrammable Virtex 5 FPGA registers.

In addition, this board is allocated (BAR4) memory of 8M bytes. The BAR4 memory is addressable in the PCle bus memory space to access the board's Dual Port Memory transfers. Note that the base model VPX-VLX does not utilize the entire block of memory.

### **BARO MEMORY MAP**

Table 3.2: BARO Registers

Note that any registers/bits not mentioned will remain at the default value logic low.

BAR0 Base Addr+	Bit(s)	Description
00Н	31:0	Interrupt Control/Status
04H	31:0	DMA Status/Abort Register
08H	31:0	Global Interrupt Enable (Bit-31)
OCH -> FFH	31:0	Reserved
100H	31:0	DMA Channel 0 System Address LSB
104H	31:0	DMA Channel 0 System Address MSB
108H	31:0	DMA Channel 0 Transfer Size in bytes
10CH	7:0	DMA Channel 0 Command
110H	31:0	DMA Channel 0 XMC Board Starting Address
114H	0	DMA Channel 0 Start DMA Transfer Bit
118H to 11CH		Reserved
120H	31:0	DMA Channel 1 System Address LSB
124H	31:0	DMA Channel 1 System Address MSB
128H	31:0	DMA Channel 1 Transfer Size in bytes
12CH	7:0	DMA Channel 1 Command
130H	31:0	DMA Channel 1 XMC Board Starting Address
134H	0	DMA Channel 1 Start DMA Transfer Bit
138H->FFFH	31:0	Reserved

The BARO registers are implemented in the PCIe bus interface chip rather than the user programmable FPGA. As such, the user cannot change the logic functions implemented in BARO. These are read/write registers that are software controlled and provide interrupt control/status and DMA control/status. The Interrupt Control/Status is at BARO base address plus 00H offset. The DMA registers are at BARO base address plus offset 100H to 134H. These registers control the transfer direction, size, system address, and XMC addresses for DMA channel-0 and channel-1.

The Dual Port SRAM control registers at BAR2 must also be used to set up a DMA Demand Mode transfer. The Demand mode transfer is initiated by driving signals DREQ0# or DREQ1# active. The SRAM control register method allows a DMA transfer to be initiated when an FPGA generated address counter is equal to the DMA Channel Threshold Register. That is, when the predetermined amount of data is available in the SRAM the hardware will automatically start a DMA transfer.

### Interrupt Control/Status Register (Read/Write) - (BAR0 + 00H)

Di+/c) FUNCTION

This Interrupt Control/Status register at BAR0 base address + offset 00H is used to monitor and clear pending board interrupts. An interrupt can originate from the two DMA channels or U7, the user-programmable FPGA. All board interrupts are enabled or disabled via bit-31 of the Global Interrupt Enable register at BAR0 + 08H.

Table 3.3: Interrupt
Control/Status Register
When designing software
drivers it is best to treat this
register as two 16-bit registers.
The upper 16-bits are Interrupt
Control bits and the lower 16bits are Interrupt Status.

Bit(s)	FUNCT	TON				
0	This bit when set indicates a pending board interrupt. It reflects a pending interrupt from DMA channel 0 or DMA channel 1 or the U7 FPGA. It will reflect this status even if the Board Interrupt enable bit-31 is disabled.					
	0	No Interrupt Pending				
	1	Interrupt Pending				
1		Channel O Interrupt Pending Status. Bit-16 must be set to igh for this bit to go active. Write logic high to clear bit.				
1	0	No Interrupt Pending				
	1	Interrupt Pending				
	DMA C	Channel 1 Interrupt Pending Status. Bit-17 must be set to				
2	logic high for this bit to go active. Write logic high to clear bit.					
	0	No Interrupt Pending				
	1	Interrupt Pending				
3	U7 Pro	grammable FGPA Interrupt Pending Status. Bit-18 must				
3	be set to logic high for this bit to go active.					
	0	No Interrupt Pending				
	1	Interrupt Pending				
4-15	Not Us	Not Used (bits are read as logic "0")				
16	DMA C	Channel O Interrupt Enable				
	0	DMA Channel 0 Interrupt Disabled				
	1	DMA Channel 0 Interrupt Enabled				
17	DMA C	hannel 1 Interrupt Enable				
	0	DMA Channel 1 Interrupt Disabled				
	1	DMA Channel 1 Interrupt Enabled				
18		grammable FPGA Interrupt Enable				
	0	Interrupt Disabled				
	1	Interrupt Enabled				
19-31	Not Us	sed (bits are read as logic "0")				

A board pending interrupt is identified via bit-0 of this register. Logic high on bit-0 indicates a board pending interrupt. Bit-0 indicates a pending interrupt as long as DMA Channel 0, DMA Channel 1 or U7 Programmable FPGA interrupt pending status bits 1, 2, or 3 respectively, remain active.

A DMA channel 0 pending status can be cleared/released by writing logic high to bit-1, the interrupt pending status bit. Likewise, writing logic high to bit-2 of this register clears DMA channel 1 pending status. The U7 Programmable FPGA interrupt Pending status will pass the interrupt status of U7 only when bit-18 is set to logic high.

The Software Reset and Status Register at BAR2 + 8000H can be read to identify the exact source of the Programmable Virtex-5 FPGA interrupt.

Bits 16 to 18 of this register are used to enable or disable interrupts from specific functions. This Interrupt register must have bits 16 and 17 set to logic high in order for DMA interrupts to occur on DMA channels 0 and 1, respectively. Bit-18 must be set to logic high to enable interrupts from U7, the programmable FPGA.

The mezzanine board interrupt enable bits must also be set if interrupts are to originate from the mezzanine board which are passed through the programmable FPGA to this register's pending status bits.

### DMA Status/Abort Register (Read/Write) - (BAR0 + 04H)

This DMA Status register at BARO base address plus 04H is used to identify a DMA transfer complete status and to issue a DMA channel abort.

The DMA complete status bit 0 or 1 will remain logic high until cleared by writing logic high back to the same bit. The start of a new DMA transfer (hardware initiated) will also clear a set Transfer Complete bit.

The DMA abort bits 8 and 9 corresponding to channels 0 and 1 respectively when set to logic high will abort the current DMA transfer. If asserted and the channel still has outstanding requests, all requests are handled before the transfer is aborted, otherwise the transfer is immediately aborted. If asserted, and the current transfer is a Completion, than a Completion with Completion Abort status is sent and the DMA transfer is stopped.

This register can be read or written via 32-bit transfers.

**Table 3.4** DMA Status Register

#### **DMA BARO REGISTERS**

DMA transfers must start aligned to Double Lword boundary when performing 64bit DMA transfers.

Bit(s)	FUNCTION					
0	DMA Cl write o	DMA Channel 0 Transfer Complete. This bit is cleared by write of logic high to this bit or start of a new DMA transfer.				
	0	Transfer not Complete				
	1	Transfer Completed				
1	DMA C	hannel 1 Tra	ansfer Complete. This bit is cleared by			
_	write of logic high to this bit or start of a new DMA transfer.					
	0	Transfer not Complete				
	1	Transfer C	·			
2-7		1.00	read as logic "0")			
8	DMA C		ort on write of logic high to this bit.			
	0	No Action				
	1		nnel 0 DMA transfer			
9		DMA Channel 1 Abort on write of logic high to this bit.				
	0	No Action				
	_	1 Abort Channel 1 DMA transfer				
10-15	Not Used (bits are read as logic "0")					
16-19			State Encoding			
	0000		Transfer Completed Successfully			
	0001		Transfer stopped by backend			
		010	Transfer ended with CPL timeout			
	0011		Transfer ended with CPL UR error			
	0100		Transfer ended with Completion error			
		.000	Channel is busy			
	1001		Requesting transfer to PCIe Link			
		010	Waiting for Completion			
		011	Waiting for backend read or write data			
		1XX	Busy State reserved			
20-23			ate Encoding			
	1 '	•	ns given for Channels 0 on bits 16-19)			
24-31	Not Use	ed (bits are	read as logic "0")			

### Global Interrupt Enable Bit-31 (Read/Write) - (BAR0 + 08H)

This Global Interrupt Enable bit at BAR0 base address + offset 08H is used to enable all board interrupts. An interrupt can originate from the two DMA channels or U7, the programmable FPGA. All board interrupts are enabled when bit-31 is set to logic high. Likewise, board interrupts are disabled with bit-31 set to logic low. Bit-31 of this register can be read or written.

**Table 3.5** Global Interrupt Enable Bit

Bit(s)	FUNCTI	ON				
0-30	Not Use	Not Used (bits are read as logic "0")				
31	VPX Bo	VPX Board Interrupt Enable. This bit must be set to enable				
31	the PCIe bus interrupt signal to be driven active.					
	0	D Board Interrupts Disabled				
1 Board Interrupts Enabled						

### DMA System Starting Address LSB Registers (Read/Write) - (BAR0 + 100H and 120H)

This register contains the least significant 32 address bits of the DMA System Starting Address.

The DMA System Starting Address register meaning depends on the selected DMA mode (see bit-3 of DMA command register). For Direct DMA Mode this address register specifies the physical address of a contiguous memory buffer where data will be read/written. For scatter-gather DMA mode this address register points to the first element of the chained-listed of page descriptors.

The DMA System Starting Address Register at BARO base address plus 100H (120H) is used to set the DMA channel 0 (1) data starting address. Writing to these registers is possible via 32-bit transfers.

### DMA System Starting Address MSB Registers (Read/Write) - (BAR0 + 104H and 124H)

This register contains the most significant 32 address bits of the DMA System Starting Address.

The DMA System Starting Address register meaning depends on the selected DMA mode (see bit-3 of DMA command register). For Direct DMA Mode this address register specifies the physical address of a contiguous memory buffer where data will be read/written. For scatter-gather DMA mode this address register points to the first element of the chained-listed of page descriptors.

The DMA System Starting Address Register at BARO base address plus 104H (124H) is used to set the DMA channel 0 (1) data starting address. Writing to these registers is possible via 32-bit transfers.

### DMA Transfer Size Registers (Read/Write) - (BAR0 + 108H and 128H)

The DMA Transfer Size Register is used to set the size of the DMA transfer that moves data between system memory and the board's Dual Port SRAM. The transfer size indicates the total amount of data to transfer, in units of bytes.

The onboard static RAM for the VPX-VLX has 8-Megabyte maximum capacity. As such, the maximum value that should be written to this register is 8000000 hex. WARNING: The VPX-VLX will allow for a larger value to be written than available SRAM size, which will cause undesirable operations. This address must be set to a DWORD boundary (multiple of 4) for proper operation.

The DMA Transfer Size Register at BARO base address +108H (128H) is used to set the DMA channel 0 (1) data transfer size. Writing to these registers is possible via 32-bit data transfers.

### DMA Command Registers (Read/Write) - (BAR0 + 10CH and 12CH)

The DMA Command register is used to set the priority, Scatter Gather enable, and to indicate the command to be used for the DMA transfer.

The Memory Read Burst command is used to program a read transfer. The data is moved from system memory to the boards SRAM memory.

The Memory Write Burst command is used to program a write transfer. The data moves from the board's SRAM to system memory.

Writing to these registers is possible via 32-bit data transfers.

**Table 3.6** DMA Command Register

DMA transfers must start aligned to Double Lword boundary when performing DMA transfers.

Bit(s)	FUNCTIO	DN .			
0	Not Used	d (bit is read as logic '0')			
1	Not Used	d (bit is read as logic 'O')			
2	Not Used	d (bit is read as logic '0')			
3	Scatter-gather: Setting this bit enables scatter-gather mode  0 Direct DMA Mode				
	1	Enable Scatter-Gather Mode			
7 to 4	DMA Command				
	'0110'	Memory Read Burst			
	'0111'	'0111' Memory Write Burst			
8 to 31	Not Used (bit is read as logic '0')				

In Scatter Gather DMA transfer mode, the DMA start address is a pointer to a chained list of page descriptors. Each descriptor contains the address and size of a data block (page), as well as the next descriptor block. The following table describes the 20 byte block Scatter Gather descriptor.

**Table 3.7:** Scatter Gather Descriptor Block (This block descriptor is stored in DMA able system memory.) These are not BARO registers.

Offset	Field	Description
00Н	Page Address 31:3	The Start address of memory page that must be aligned on an 8-byte boundary (bits2:0 must be "000")  If a page is located in 32-bit address space,
04Н	Page Address 63:32	then bits 63:32 must be set to 0. If a page is located in 64-bit address space, then the full 64-bit address must be initialized.
08Н	Page Size 31:0	The size of the memory page in units of bytes and a multiple of 8 bytes.
осн	Next Descriptor 31:2 Bit 0 is End of Chain bit	The address of the next page descriptor, which must be aligned on a 4-byte boundary (bits 1:0 must be "00"). Setting bit 0 to logic 1 indicates that the
10H	Next Descriptor 63:32	current descriptor is the last descriptor in the chain.

### DMA VPX Board Starting Address Registers (Read/Write) - (BAR0 + 110H and 130H)

The DMA VPX Board Starting Address register specifies the physical address of the board's Dual Port SRAM memory where data will be read/written.

Data bits from 22 to 2 of this register are used to address the SRAM. Data bit-2 selects the low 32-bit SRAM (U4) when logic low and selects the upper 32-bit SRAM (U19) when logic high. Data bits from 22 to 3 correspond to SRAM address lines from 19 to 0.

The DMA VPX Board Starting Address register at BARO base address plus 110H (130H) is used to set the DMA channel 0 (1) data starting address. Writing to these registers is possible via 32-bit data transfers.

### Start DMA Transfer (Write Only) - (BAR0 + 114H and 134H)

The Start DMA Transfer register is used to software start a DMA transfer. Setting bit-0 to logic '1' will start the corresponding channel's DMA transfer.

The Start DMA Transfer register at BARO base address plus 114H (134H) is used to start the DMA channel 0 (1) transfer. Writing to these registers is possible via 32-bit data transfers.

# **BAR2 MEMORY MAP**

The memory space address map used to program the FPGA and flash device is shown in Table 3.8. Note that the base address for the board (BAR2) in memory space must be added to the addresses shown to properly access these registers. Register accesses as 32, 16, and 8-bit transfers in memory space are permitted. All addresses in BAR2 from 0 to 7FFF hex are fixed and cannot be changed by the user via the programmable Virtex-5 FPGA.

Table 3.8
BAR2 Memory Map

1. The board will return 0 for all addresses that are "Not Used".

BAR2 Addr+	D31 D08	D07 D00	BAR2 Addr+				
0003	Not Used <sup>1</sup>	Configuration Status Register	0000				
0007	Not Used <sup>1</sup>	Configuration Control Register	0004				
000B	Not Used <sup>1</sup>	Configuration Data	0008				
000F	Not Used <sup>1</sup>	Flash Status 1 Register	000C				
0013	Not Used <sup>1</sup>	Flash Status 2 Register	0010				
0017	Not Used <sup>1</sup>	Flash Read	0014				
001B	Not Used <sup>1</sup>	Flash Reset	0018				
001F	Not Used <sup>1</sup>	Flash Start Write	001C				
0023	Not Used <sup>1</sup>	Flash Erase Sector	0020				
0027	Not Used <sup>1</sup>	Flash Erase Chip	0024				
002B	Not Used <sup>1</sup>	Flash Data Register	0028				
002F	Not Used <sup>1</sup>	Flash Address 7->0	002C				
0033	Not Used <sup>1</sup>	Flash Address 15->8	0030				
0037	Not Used <sup>1</sup>	Flash Address 23->16	0034				
003B	PCIe bus FPGA System Monitor Status/Control Register						
003F	PCIe bus FPGA System Monitor Address Register						
0043	N	ot Used <sup>1</sup>	0040				
<b>+</b>	N	ot Used <sup>1</sup>	<b>↓</b>				
7FFF	N	ot Used <sup>1</sup>	7FFC				

Table 3.8: Example Design BAR2 Memory Map

1. The board will return 0 for all addresses that are "Not Used".

BAR2 Addr+	D31 D16	D15	D00	BAR2 Addr+
8003	Software Reset and Status Register			8000
8007	Mezzanin	e Module		8004
$\downarrow$	Memor	y Space		$\downarrow$
802B				8028
802F	Rear I/O Connect	tor Read Regist	ter	802C
8033	Rear I/O Connect	or Write Regis	ter	8030
8037	DMA Conti	ol Register		8034
803B		RAM Register es 31 to 0		8038
803F		RAM Register s 63 to 32		803C
8043	FPGA Port-SRAM	Control Regist	ter	8040
8047	FPGA Port-SRAM	Address Regis	ter	8044
804B	DMA Channel 0 Thresh	old Register (D	P-SRAM)	8048
804F	DMA Channel 1 Thresh	old Register (D	P-SRAM)	804C
8053	Address Reset Register 0 (DP-SRAM)		AM)	8050
8057	Address Reset Register 1 (DP-SRAM)		8054	
805B	XMC Board Identification Code: "A3" for Acromag Example Design		8058	
805F	DDR-SDRAM Control Register		805C	
8063	DDR-SDRAM Address Register		8060	
8067	DDR-SDRAM Read Registers D0		0	8064
806B	D1		8068	
806F	D2		806C	
8073	D3			8070
8077	DDR-SDRAM Wi	rite Registers D	00	8074
807B	D	1		8078
807F	D2			807C
8083	D3			8080
8087	DDR-SDRAM Mask Register			8084
808B	Reprogrammable FPGA		8088	
	System Monitor Status/Control Register			
808F	Reprogrammable FPGA			808C
	System Monitor Address Register			
8093 ↓	Additional Mezzanine Module Space 8100-> 8137		8090 ↓	
3FFFFF	Otherwise Not Used <sup>1</sup>			3FFFFC

This memory map reflects byte accesses using the "Little Endian" byte ordering format. Little Endian uses even-byte addresses to store the low-order byte. The Intel x86 family of microprocessors uses "Little Endian" byte ordering. In Big Endian, the lower-order byte is stored at odd-byte addresses.

## **Configuration Status Register (Read Only) - (BAR2 + 0000H)**

This read only register reflects the status of configuration complete and Xilinx configuration clear bits. This Configuration Status register is read at base address plus OH.

**Table 3.9:** Configuration Status Register

Bit(s)	FUNCTI	ON
0	DONE:	
	0	Xilinx FPGA is not configured
	1	Xilinx FPGA configuration is complete
	INIT:	
1	0	INIT is held low until the Xilinx is clear of its current configuration
1	1	INIT transitions high when the clearing of the current Xilinx configuration is complete
2 to 7	Not Used (bits are read as logic "0")	

## **Configuration Control (Read/Write) - (BAR2 + 04H)**

This read/write register is used to stop Xilinx configuration, and clear Xilinx configuration memory. This Configuration Control register is accessed at base address plus 04H.

Table 3.10: Configuration Control Register

Bit(s)	FUNCTION		
0	Stop Xi	inx Configuration:	
	0	Enable Xilinx FPGA configuration	
		Stop Xilinx FPGA configuration (This bit should be	
	1	set to logic high until after the Flash device is	
		written with valid program data).	
1	Not Used (bit is read as logic "0")		
2	Clear Current Xilinx Configuration:		
	0 Logic low has no effect.		
	1	Logic high resets the Xilinx configuration logic. Reconfiguration can begin after INIT transitions high.	
3 to 7	Not Used (bits are read as logic "0")		

#### **Configuration Data (Write Only) - (BAR2 + 08H)**

This write only register is used to write Xilinx configuration data directly to the Xilinx FPGA from the PCIe bus. The Configuration Data register is accessed at base address plus 08H. The entire configuration file must be written to the Xilinx FPGA one byte at a time. Configuration complete is verified by reading DONE (bit-0 of the Configuration Status Register) as logic high.

A write to the Configuration Data register while auto-configuration from Flash is active will cause the Xilinx configuration to fail. Auto-configuration is stopped by writing logic 1 to bit-0 of the Configuration Control register at base address plus 04H.

The Xilinx FPGA should also be cleared of its current configuration prior to loading of a new configuration file. The FPGA is cleared of its current configuration by writing logic 1 to bit-2 at address plus 04H.

## Flash Status 1 (Read Only) - (BAR2 + OCH)

This read only register is used to read the DQ5 status of the flash chip. The Flash Status 1 register is at base address plus 0CH.

**Table 3.11:** Flash Status 1 Register

Bit(s)	FUNCTION	
0 to 4	Not Used (bits are read as logic "1 or 0")	
5	DQ5:	
	O Chip enabled for reading array data.	
	1	The system must issue the Flash Reset command to re-enable the device for reading array data if DQ5 goes high. DQ5 will go high during a Flash Start Write, Flash Erase Chip, or Flash Erase Sector
6 and 7	Not Used (bits are read as logic "1 or 0")	

## Flash Status 2 (Read Only) - (BAR2 + 10H)

This read only register is used to read the ready or busy status of the flash chip. The Flash Status 2 register is at base address plus 10H. The system must first verify that that Flash Chip is not busy before executing a new Flash command. The Flash Chip is busy if bit-7 of this register is set to logic 1. The Flash will always be busy while bit-0 of the Configuration Control register is set to logic "0".

**Table 3.12**: Flash Status 2 Register

Bit(s)	FUNCTI	ON
0 to 6	Not Used (bits are read as logic "0")	
7	Busy / Ready~ Set bit-0 of the Configuration Control register to logic "1" before monitoring this busy bit.	
	0 Flash Chip is Ready	
	1 Flash Chip is Busy	

#### Flash Read (Read Only) - (BAR2 + 14H)

A Flash Read command is executed by reading this register at base address plus 14H. Prior to issue of a Flash Read the Flash Address registers must be set with the desired address to be read. See the Flash Address registers at

base address plus 2CH, 30H, and 34H.

The system must issue the Flash Reset command to re-enable the device for reading array data if DQ5 goes high. DQ5 can go high during a Flash Start Write, Flash Erase Chip, or Flash Erase Sector operation. DQ5 can be monitored via the Flash Status 1 register at base address plus OCH.

#### Flash Reset (Write Only) - (BAR2 + 18H)

This write only register is used to initiate a reset of the flash chip. A Flash Reset command is executed by writing logic 1 to bit-0 of this register at base address plus 18H. Writing the flash reset command resets the chip to reading data mode. Flash reset can be useful when busy is held active.

#### Flash Start Write (Write Only) - (BAR2 + 1CH)

This write only register is used to initiate the write of a byte to the flash chip. A Flash Start Write command is executed by writing logic 1 to bit-0 of this register at base address plus 1CH. Prior to issuing a Flash Start Write the Flash Data and Address registers must be set with the desired data and address to be written. See the Flash Data and Address registers at base address plus 28H, 2CH, 30H, and 34H.

Issuing a Flash Start Write will automatically increment this address after the previously issued Flash Write has completed. Thus, the address will not need to be set prior to issuing the next Flash Start Write if consecutive addresses are to be written.

#### Flash Erase Sector (Write Only) - (BAR2 + 20H)

A Flash Erase Sector command is executed by writing logic 1 to bit-0 of this register at base address plus 20H. Verify that the Flash Chip is not busy from a previous operation before beginning a new operation. This is accomplished by reading bit-7, of the Flash Status 2 register, as logic 0.

There are 128 flash sectors, which are addressed via the most significant seven flash address lines. The most significant seven flash address lines are set via bits 23-17 of the Flash Address 23-16 register at base address plus 34H. Issuing a Flash Erase Sector command will erase the contents of the flash chip only in the sector specified.

A flash bit cannot be programmed from logic 0 to logic 1. Only an erase chip operation can convert logic 0 back to logic 1. *Prior to reprogramming of the flash chip a Flash Erase Chip or Flash Erase Sector command must be performed.* 

The system can determine the status of the erase operation by reading the Flash Ready/Busy status. Bit-7 of the Flash Status 2 register, at base address plus 10H, will read as logic 0 when chip erase is completed.

Any other flash commands written to the flash chip during execution of the flash erase sector operation are ignored. Note that a hardware reset during

the erase sector operation will immediately terminate the operation.

## Flash Erase Chip (Write Only) - (BAR2 + 24H)

This write only register is used to erase the entire contents of the flash chip. A flash bit cannot be programmed from logic 0 to logic 1. Only an erase chip operation can convert logic 0 back to logic 1. *Prior to reprogramming of the flash chip a Flash Erase Chip command must be performed.* 

A Flash Erase Chip command is executed by writing logic 1 to bit-0 of this register at base address plus 24H. Verify that the Flash Chip is not busy from a previous operation before beginning a new operation. This is accomplished by reading bit-7, of the Flash Status 2 register, as logic 0.

The system can determine the status of the erase operation by reading the Flash Ready/Busy status. Bit-7 of the Flash Status 2 register, at base address plus 10H, will read as logic 0 when chip erase is completed.

Any other flash commands written to the flash chip during execution of the flash erase chip operation will be ignored. Note that a hardware reset during the chip erase operation will immediately terminate the operation.

#### Flash Data Register (Read/Write) - (BAR2 + 28H)

This read/write register holds the data byte which is sent to the flash chip upon issuing of a Flash Start Write command.

Although only the least significant 8 bits of this register are used, reading or writing this register is possible via 32-bit, 16-bit or 8-bit data transfers.

#### Flash Address 7->0 (Read/Write) - (BAR2 + 2CH)

This read/write register holds the least significant byte of the address to which the flash chip is written upon issue of a Flash Start Write command.

Although only the least significant 8 bits of this register are used, reading or writing this register is possible via 32-bit, 16-bit or 8-bit data transfers.

#### Flash Address 15->8 (Read/Write) - (BAR2 + 30H)

This read/write register sets bits 15 to 8 of the address to which the flash chip is written upon issue of a Flash Start Write command.

Although only the least significant 8 bits of this register are used, reading or writing this register is possible via 32-bit, 16-bit or 8-bit data transfers.

#### Flash Address 23->16 (Read/Write) - (BAR2 + 34H)

This read/write register sets bits 23 to 16 of the address to which the flash chip is written upon issue of a Flash Start Write command. The upper 7 bits of this register are used to select Flash sectors for erasure.

Reading or writing this register is possible via 32-bit, 16-bit or 8-bit data transfer.

#### **Flash Configuration**

The VPX-VLX board uses a flash configuration device to store programming information for the Xilinx FPGA. The flash configuration device and FPGA are hardwired together so that during power-up the contents of the configuration device are downloaded to the FPGA. The flash configuration data can be reprogrammed using the PCIe bus interface. The following is the general procedure for reprogramming the flash memory and reconfiguration of the Xilinx FPGA:

- 1. Disable auto-configuration by setting bit-0 (Stop Configuration) of the Configuration Control register to logic high.
- 2. Clear the Xilinx FPGA of its previous configuration by setting the Configuration Control register bit-2 to logic high. Software must also keep bit-0 set to a logic high.
- 3. Read INIT as logic high (Bit-1 of Configuration Status register) before programming is initiated.
- 4. Verify that the Flash Chip is not busy by reading bit-7, of the Flash Status 2 register at base address plus 10H, as logic 0 before starting a new Flash operation.
- 5. Erase the current flash contents by using the Flash Erase Sector method. Flash erase sectors are implemented by setting bit-0 of the Flash Erase Sector register to logic high. There are 128 flash sectors, which are addressed via the most significant seven flash address lines. The most significant seven flash address lines are set via the Flash Address 23-16 register at base address plus 34H. Issuing a Flash Erase Sector command will erase the contents of the flash chip only in the sector specified.
- 6. Verify that the Flash Chip is not busy by reading bit-7, of the Flash Status 2 register at base address plus 10H, as logic 0 before going to the next step.
- 7. Download the Configuration file to the flash configuration chip via the PCIe bus.
  - i) Write the byte to be sent to the Flash Data register at base address plus 28H.
  - ii) Write the address of the Flash Chip to receive the new data byte to the Flash Address registers at base address plus 2CH, 30H, and 34H. Issuing a Flash Start Write will automatically increment this address after the prior Flash Write has been completed. Thus, the address will not need to be set prior to issuing the next Flash Start Write. The first byte of the configuration file should be written to address 0 of the Flash Chip. The Flash Start Write operation will take 9μ seconds to complete.
  - iii) Issue a Flash Start Write command to the Flash Chip by writing

- logic 1 to bit-0 of base address plus 1CH.
- iv) Verify that the Flash Chip is not busy by reading bit-7 as logic 0 of the Flash Status 2 register at base address plus 10H before going back to step i to write the next byte.
- 8. Enable auto-configuration by setting bit-0 (Stop Configuration) of the Configuration Control register to logic low.
- 9. Verify that the configuration is complete by reading DONE (bit-0 of Configuration Status Register) as logic high.
- 10. Thereafter, at power-up the configuration file will automatically be loaded into the FPGA.

#### **Direct PCIe bus to Xilinx Configuration**

Configuration of the Xilinx FPGA can be implemented directly from the PCIe bus. The following is the general procedure for re-configuration of the Xilinx FPGA via the PCIe bus:

- 1. Disable auto-configuration by setting bit-0 (Stop Configuration) of the Configuration Control register to logic high.
- 2. Clear the Xilinx FPGA of its previous configuration by setting the Configuration Control register bit-2 to logic high.
- 3. Read INIT as logic high (Bit-1 of Configuration Status register) before programming is initiated.
- 4. Download the Configuration file directly to the Xilinx FPGA by writing to the Configuration Data register. The entire configuration file must be written to the Xilinx FPGA one byte at a time to the Configuration Data register at base address plus 08H.
- 5. Verify that the configuration is complete by reading DONE (bit-0 of Configuration Status Register) as logic high. DONE is expected to be logic high immediately after the last byte of the configuration file is written to the Xilinx FPGA.
- 6. At each power-up the configuration file will need to be reloaded into the FPGA.

## SYSTEM MONITOR REGISTERS U5 PCIe bus

## System Monitor Status/Control Register (Read/Write) - (BAR2 + 38H)

This read/write register will access the system monitor register at the address set in the System Monitor Address Register.

For example, the address of the System Monitor Status register that is to be accessed is first set via the System Monitor Address register at BAR2 plus 3CH. Next, this register at BAR2 plus 38H is read. Bits 22 to 16 of this register hold the address of the system monitor register that is accessed. Data bits 15 to 6 of this register hold the "ADC code" temperature, Vccint, or Vccaux value. Data bits 5 to 0 are not used. Valid addresses are given in column one of Table 3.13.

Reading or writing this register is possible via 32-bit data transfers.

The 10-bits digitized and output from the ADC can be converted to temperature by using the following equation.

$$Temperature(^{\circ}C) = \frac{ADCcode \times 503.975}{1024} - 273.15$$

The 10-bits digitized and output from the ADC can be converted to voltage by using the following equation.

$$SupplyVolatge(volts) = \frac{ADCcode}{1024} \times 3V$$

## System Monitor Address Register (Write Only) - (BAR2 + 3CH)

This write only register is used to set the system monitor address register with a valid address for the System Monitor internal status or control registers. Valid addresses are given in the following table. Additional addresses can be found in the Xilinx System Monitor document UG192 (available from Xilinx). Writing this register is possible via 32-bit data transfers.

The address value written to this register can be read on bits 22 to 16 of the System Monitor Status/Control register at BAR2 plus 38H.

**Table 3.13:** System Monitor Register Map

Address	Status Register
00h	Temperature
01h	Vccint
02h	Vccaux
20h	Maximum Temperature
21h	Maximum Vccint
22h	Maximum Vccaux
24h	Minimum Temperature
25h	Minimum Vccint
26h	Minimum Vccaux

#### **BAR2 U7 FPGA REGISTERS**

## Software Reset and Status Register (Read/Write) - (BAR2 + 8000H)

This read/write register is used to Software reset the board, monitor the status of board interrupts, and select the on board active clock as shown in Table 3.14.

**USERO CLOCK CONTROL** 

Note USERo selects the Local bus clock.

Bits 0 to 7 of this register are used to monitor the interrupt pending status of interrupts originating from the front (AXM) mezzanine module, if present. Bit 8 of this register controls the USERo signal. The USERo control signal is used to select between the 125MHz clock and the user defined clock (PLL\_CLK). The user defined clock is defined in the example code of the FPGA and output on signal PLL\_CLK. The Digital Clock Manager of the FPGA offers a wide range of clock management features including clock multiplication and division for generation of a user defined clock (PLL\_CLK). A 125MHz crystal generated clock signal (FPGA\_CLK\_PLL) is input to the FPGA for use in generation of the user-defined clock signal PLL\_CLK. The PLL\_CLK can be a minimum of 62.5MHz and a maximum of 125MHz. Since the PLL\_CLK signal is generated and driven by the FPGA, it will only be available after the FPGA is configured. See the example VHDL file included in the engineering design kit and the Xilinx documentation on the Digital Clock Manager for more information.

The USERo signal is controlled via a bit-8 of the Software Reset and Status Register at BAR2 plus 8000H. The USERo control bit-8 is by default set to a logic low to select the PLL\_CLK clock as the board clock frequency. Bit-8 set to logic high will select the 125MHz clock as the board clock frequency.

Bits 15 to 13 of this register will read "001" for all Acromag digital I/O (AXM-D0x) mezzanine modules. These bits will read "010" when the AXM-A30 high speed analog input mezzanine module is present.

Bits 27 and 28 are DMA acknowledgement bits and will read a logic high while the corresponding DMA channel transfer is active.

Bit 31 of this register when set to a logic "1" will issue a reset signal to the FPGA hardware.

Reading or writing to this register is possible via 32-bit, 16-bit or 8-bit data transfers.

**Table 3.14:** Software Reset and Status Register

 All bits labeled "Not Used" will return logic "0" when read.

ВІТ		FUNCTION	
7-0	Mezzanine interrupt status is identified via data bits 0 to 7. Read of a "1" indicates that an interrupt is pending for the corresponding data bit. A pending interrupt will remain active until disabled via the mezzanine interrupt control registers.		
	Logic "0" Logic "1"	Interrupt Not Pending Interrupt Pending	
	USERo Control	interrupt Pending	
8	Logic "0"	Board clock = PLL_CLK (Default)	
	Logic "1"	Board clock 125MHz	
12-9 <sup>1</sup>	Not Used <sup>1</sup>		
15-13	Mezzanine Identification Code: "001" for all Acromag digital I/O mezzanine boards "010" for the AXM-A30 mezzanine board		
26-16	Not Used <sup>1</sup>		
27	DACKO Status Logic high is a valid acknowledgement for DMA channel 0		
28	DACK1 Status Logic high is a valid acknowledgement for DMA channel 1		
29-30	Not Used <sup>1</sup>		
	The most signification logic "1" will issue	cant bit of this register when set to a ue a software reset.	
Bit-31	Logic "0"	No Operation	
	Logic "1"	Software reset issued to Xilinx user- programmable FPGA	

## Rear I/O Connector Read Register (Read Only) - (BAR2 + 802CH)

The Rear I/O Connector Read Register is used to read the LVDS input status of 16 channels. This example design has 16 channels, identified in Table 3.15, programmed as LVDS input only channels. Table 2.1 shows each channel and its corresponding P4 connector pin assignment.

This Rear I/O Connector Read register is a read only register and writing to this register has no effect on the LVDS input channels. Reading from this register is possible via 32-bit, 16-bit or 8-bit data transfers.

## Rear I/O Connector Write Register (Read/Write) - (BAR2 + 8030H)

The Rear I/O Connector Write Register is used to set 16 LVDS output channels. This example design has 16 channels, identified in Table 3.15, fixed as LVDS output only channels. Table 2.1 shows the P4 connector pins and their corresponding channel identifiers.

This Rear I/O Connector Write register is written to set the LVDS output channels and can also be read to verify the output channel settings. Reading or writing this register is possible via 32-bit, 16-bit or 8-bit data transfers.

**Table 3.15:** Rear I/O Registers

Column 1 identifies the write data bit that drives the output channel listed in column 2.
Column 1 also identifies the read data bit that returns the input channel listed in column 3. For example data bit 0 drives output channel 1 when written and returns channel 0 register setting when read.

All bits labeled "Not Used" will return logic "0" when read.

Write/Read Data Register Bit	Rear Connector Write Output Channels	Rear Connector Read Input Channels
0	1	0
1	2	3
2	4	5
3	6	7
4	8	9
5	10	11
6	12	13
7	14	15
8	16	17
9	18	19
10	20	21
11	22	23
12	24	25
13	26	27
14	28	29
15	30	31
16-31	Not Used <sup>1</sup>	Not Used <sup>1</sup>

#### DMA Control Register (Read/Write) - (BAR2 + 8034H)

The DMA Control Register is used to request a DMA Demand mode transfer. The hardware signals **DREQ0** and **DREQ1** are driven active by software setting bits 0 or 1 of this register to request the DMA transfer. The transfer must include the Static RAM Memory as either the source or the destination.

For software triggered DMA, bit-0 is used to request a DMA channel 0 transfer while bit-1 is used to request a channel 1 transfer. The bit must be set to logic high to request a transfer. Once set, the bit will remain asserted until the DMA transfer has started. If both bits are set simultaneously, the channel 0 DMA transfer will be implemented first followed by channel 1.

In a user application a data ready condition, such as a memory buffer full condition, can be physically tied (via logic in the FPGA) to the DREQ0 or DREQ1 FPGA signals to cause the DMA transfer to start.

Signals DACKO\_n and DACK1\_n, input to the programmable FPGA from the bus interface FPGA U5, are held active during a DMA transfer. These signals are not accessible via a register but can be used in custom firmware.

The DMA Status/Abort register at BARO plus 04H register bits 0 and 1 can be used to identify DMA transfer complete status.

#### FPGA- SRAM Data Register (Read/Write) - (BAR2 + 8038H and 803CH)

The FPGA-SRAM Data Read Register is provided to access the SRAM port that links directly to the user-programmable Virtex-5 FPGA. Reading or writing BAR2 + 8038H accesses the SRAM least significant data lines 31 to 0. Reading or writing BAR2+ 803CH accesses the most significant SRAM data lines 63 to 32. Reading or writing these registers is only possible using 32-bit transfers. The address for the SRAM read or write is initialized by the Dual Port SRAM Internal Address register at BAR2 + 8044H. With each additional read or write to BAR2+ 803CH the address is automatically incremented.

Writing the SRAM would proceed by first setting the Address register at BAR2 + 8044H. Next the least significant 32-bit data word is written to BAR2 + 8038H. Finally, after the most significant 32-bit data word is written at BAR2+ 803CH the address is automatically incremented.

#### FPGA-Port SRAM Control Register (Read/Write) - (BAR2 + 8040H)

This read/write register is used to control the Dual-Port SRAM including enabling write, automatic DMA transfer and automatic address reset on DMA thresholds.

The default power-up state of this register is logic low. A reset will set all bits in this register to "0". Reading or writing to this register is possible via 32-bit, 16-bit or 8-bit data transfers.

**Table 3.16**: FPGA-Port SRAM Control Register

- 1. Bits are not used and will return logic "0" when read.
- All DMA transfer settings in the DMA Registers at BARO should be set prior to enabling automatic DMA transfers.
- 3. WARNING: Before enabling Address Reset on DMA Thresholds (bits 3 & 4), verify that the "DMA Ch. 0 Threshold Register" is not equal to the "Address Reset Register 0" and the "DMA Ch. 1 Threshold Register" is not equal to the "Address Reset Register 1." If these registers are equal and automatic reset is enabled an infinite loop will be created within the internal logic of the FPGA.

BIT	FUNCTION		
0	This bit controls the VHDL signal SRAM_ENABLE. This signal must be set to logic high to enable writes to SRAM from the FPGA. The SRAM Internal Address register must also be set with the start address at which the data begins filling the SRAM.		
	Logic "0"	Disable Write and Enable Read	
	Logic "1"	Enable Write and Disable Read	
1	If enabled via this bit a DMA channel 0 request will be issued when the internal address counter is equal to the DMA Channel 0 Threshold Register. This will have the same effect as writing a 1 to bit 0 of the DMA Control Register at BAR2 plus 8034H. See Synchronous DP-SRAM in Section 4.0 for further details on using this feature. <sup>2</sup>		
	Logic "0"	Disable Auto DMA Request Channel 0	
	Logic "1"	Enable Auto DMA Request Channel 0	
2	If enabled via this bit a DMA Channel 1 request will be issued when the internal address counter is equal to the DMA Channel 1 Threshold Register. This will have the same effect as writing a 1 to bit 1 of the DMA Control Register at BAR2 plus 8034H. <sup>2</sup>		
	Logic "0"	Disable Auto DMA Request Channel 1	
	Logic "1"	Enable Auto DMA Request Channel 1	
3	If enabled via this bit the Internal Address Counter will be loaded with the value in Address Reset Register 0 when t counter is equal to the DMA Channel 0 Threshold Register.  See the Address Reset Register description for further de DMA does not have to be enabled to use this feature.		
	Logic "0"	Disable Add. Reset on DMA Ch. 0 Threshold	
	Logic "1"	Enable Add. Reset on DMA Ch. 0 Threshold	
4	loaded with the counter is equal See the Address	value in Address Reset Register 1 when the to the DMA Channel 1 Threshold Register. Reset Register details. Reset Register details.	
	Logic "0"	Disable Add. Reset on DMA Ch. 1 Threshold	
	Logic "1"	Enable Add. Reset on DMA Ch. 1 Threshold	
5-15	Not Used <sup>1</sup>		

## FPGA-Port SRAM Internal Address Register (Read/Write) - (BAR2 + 8044H)

Warning: To guarantee functionality disable DP-SRAM write cycles (via bit 0 of the DP-SRAM Control Registers) before writing to the DP-SRAM Internal Address Register. The FPGA-Port SRAM Internal Address Register is used to view and set the internal SRAM address. The FPGA will only write using 64-bit data transfers allowing for FFFFF hex unique memory accesses. **Reading** this register will return the internal SRAM address. *Due to delays during data processing and the PCle transfer the actual internal address may be slightly greater than the address read.* **Writing** to this register will set the Internal SRAM Address to the provided value. Bits 0 to 19 of this register are used. Writing logic '1' to bit 31 of this register or a system reset will cause the Internal SRAM Address to reset to "00000H" (the start of the SRAM memory). Reading or writing to this register is possible via 32-bit data transfers, only.

The SRAM Internal Address will automatically be incremented upon a write or read of the most significant SRAM Data Port at BAR2+ 803CH.

**Table 3.17:** FPGA-Port SRAM Internal Address Register

FPGA-Port SRAM Internal Address Register			
D31 D30-D20 D19-D0			
SRAM Internal Address Reset	Not Used (Read as logic '0')	SRAM Internal Address	

# FPGA-Port SRAM DMA Channel 0/1 Threshold Registers (Read/Write) – (BAR2 + 8048H/804CH)

Note: An SRAM DMA Request will occur only <u>after</u> a data write cycle to the address defined by the DMA Threshold Registers.

The FPGA-Port SRAM DMA Channel 0/1 Threshold Registers are used to initiate an automatic DMA transfer. When the internal address counter is equal to the value in the DMA Channel 0 Threshold Register, a Channel 0 DMA request will be initiated. Similarly, when the internal address counter is equal the value in the DMA Channel 1 Threshold Register and there is valid data at that address, a Channel 1 DMA request will be initiated. This feature must be enabled via bits 1 and 2 (for Channels 0 & 1, respectively) of the FPGA-SRAM Control Register. Note that DMA settings must be configured prior to the initiated transfer on both the BARO and BAR2 registers. A DMA transfer in progress is indicated via bits 0 and 1, for DMA Channels 0 and 1, respectively, in the DMA Control Register. See the DMA Registers section of this manual for further details. Reading of the Threshold register will return the corresponding DMA Threshold. Writing the Threshold registers will set the corresponding DMA Threshold to the provided value. Bits 0 to 19 of this registers are used in the VPX-VLX. Reading or writing to this register is possible via 32-bit data transfers only.

**Table 3.18:** Dual-Port DMA Threshold Registers Reset Values

FPGA-Port	FPGA-Port SRAM DMA Channel 0/1 Threshold Registers Reset Values			
Register	D20 D20	D19-D0 <sup>1</sup>		
	D30-D20	VLX		
DMA Channel 0 Threshold Reg.	Not Used (Read as logic '0')	7FFFFH		
DMA Channel 1 Threshold Reg.	Not Used (Read as logic '0')	FFFFFH		

## FPGA-Port SRAM Address Reset Registers 0/1 (Read/Write) - (BAR2 + 8050H/ 8054H)

WARNING: The "DMA Ch. 0
Threshold Register" must not
equal the "Address Reset
Register 0" and the "DMA Ch.
1 Threshold Register" must not
equal the "Address Reset
Register 1." If these registers
are equal and the address
reset is enabled via the FPGA
Port-SRAM Control Register an
infinite loop will be created
within the internal logic of the
FPGA.

The FPGA-Port SRAM Address Reset Registers are used to reset the internal address counter to a user-defined value immediately upon reaching the DMA Threshold value. For example, after an SRAM write cycle where the internal address counter is equal to the value defined in the DMA Channel 0 Threshold Register, the internal address counter will then be loaded with the value defined in the Address Reset Register O. Similarly, after a SRAM write cycle where the internal address counter is equal to the value defined in the DMA Channel 1 Threshold Register, the internal address counter will then be loaded with the value defined in the Address Reset Register 1. This allows for the internal address counter to be changed without any interruption in the transfer of data to FPGA port of the DP-SRAM. This feature must be enabled via bits 3 and 4 (for Channel 0 & 1 thresholds, respectively) of the FPGA Port-SRAM Control Register. Note that the DMA transfers do not have to be enabled for this feature to function. Reading of either register will return the corresponding internal address reset value. Writing this register will set the corresponding internal address reset register to the provided value. Bits 0 to 19 of these registers are used in the VPX-VLX. The most significant bits are not used and will return logic '0' when read. A system reset will cause these registers to reset to "00000H".

#### VPX Board Identification Code Register (Read Only) - (BAR2 + 8058H)

The VPX Board Identification Code register at BAR2 plus 8058H stores an ID code that can used to uniquely identify the VPX Virtex 5 card. This register will read A3 hex as provided by the Acromag example design. The user can change the hardware setting of this register in the programmable FPGA code. This ID code can be used to properly assign software drivers to multiple VPX boards that may have the same device and vender ID in a given system.

Reading from this register is possible via 32-bit, 16-bit or 8-bit data transfers.

## DDR SDRAM Control Register (Read/Write) -(BAR2 + 805CH)

This read/write register is used to control burst read or write to DDR SDRAM. The DDR-SDRAM is set for a burst length of four and will require the DDR-SDRAM Write register be preloaded with four 32-bit data values prior to issuing the write operation. The DDR-SDRAM Read register will contain four 32-bit data values following the issue of a read operation. For either a read or write the DDR-SDRAM Address register must be written with the desired command and address location for the access.

**Table 3.19:** DDR-SDRAM Control Register

1. All bits labeled "Not Used" will return logic "0" when read.

ВІТ	FUNCTION		
0	Start DDR-SDRAM write operation. The DDR-SDRAM Write and Mask registers must first be written with the desired data that are to be burst out to the DDR-SDRAM. In addition, the DDR-SDRAM Address register must be written with the write address and command prior to setting this bit.		
		No operation performed	
		Write Transfer Performed	
1	Start DDR-SDRAM read operation. The Address Register must be written with the start address location and the read command prior to setting this bit. The DDR-SDRAM Read registers are filled with four data words that are read in a burst from the DDR-SDRAM.  Logic "O" No operation performed		
	Logic "1"	Read Transfer Performed	
2-25	Not Used <sup>1</sup>		
26	WDF_Almost_Full: DDR Write data FIFO is almost full when this bit is Logic "1". Software can monitor to avoid over filling the write data FIFO.		
27	AF_Almost_Full: DDR Address FIFO is almost full when this bit is Logic "1". Software can monitor to avoid over filling the DDR Address FIFO.		
28-31	Not Used <sup>1</sup>		

## DDR SDRAM Address Register (Read/Write) -(BAR2 + 8060H)

This read/write register is used to set the DDR-SDRAM column address, row address, bank, chip select, and command. This register must be written prior to initiating a DDR-SDRAM read or write burst transfer via bits 0 or 1 of the DDR-SDRAM Control register.

**Table 3.20:** DDR-SDRAM Address/Command Register

1. All bits labeled "Not Used" will return logic "0" when read.

ВІТ	FUNCTION			
A9-A0	DDR-SDRAM Column address is written to these bits. A column address is required when a read or write command is present on bits 29 to 31. There are 1024 unique columns.			
A22-A10		DRAM Row address is written to these bits. There nique rows,		
A24,A23		DRAM Bank address (BA1, BA0) is written to these DDR-SDRAM has four unique banks.		
A28-A25 <sup>1</sup>	Not Used <sup>1</sup>			
	DDR-SDRA	M Command		
	Logic "000"	Write The write burst access is initiated to the row given on bits A10 to A22. The value on A24 and A23 selects the bank address (BA1 and BA0), while the value on A9 to A0 selects the starting column location.		
A31-A29	Logic "001"	Read The read burst access is initiated to the row given on bits A10 to A22. The value on A24 and A23 selects the bank address (BA1 and BA0), while the value on A9 to A0 selects the starting column location.		
	Logic "010" To "111"	Invalid combinations. Functionality of the controller is unpredictable for these commands.		

## DDR SDRAM Read Registers (Read Only) - (BAR2 + 8064H to 8070H)

The four DDR-SDRAM Read registers are read only and hold the last four data values read from the DDR-SDRAM. The DDR-SDRAM is set for a burst of four for the purposes of this design example.

A DDR-SDRAM read is implemented by executing the following steps.

 Set the DDR-SDRAM Address register with the starting address location and read command. Write the following value to the SDRAM Address Register at 8060H.

A31-A29	A28-A25	A24,A23	A22-A10	A9-A0
001	Х	Bank	Row	Column

b) Set the start read bit of the DDR-SDRAM Control register at base address + 805C. Set bit-1 of the SDRAM Control Register at 805CH to logic high.

The data is read from the SDRAM and moved to the SDRAM Read Registers at 8064H to 8070H. Read of these registers directly after write of logic 1 to the SDRAM Control Register at 805CH can result in a read error. To ensure the SDRAM data has been written into and is available in the Read register, a 500ns delay after issue of the start read via the DDR-SDRAM Control register may be necessary. Reading these registers is possible via 32, 16 or 8-bit transfers.

**Table 3.21:** DDR-SDRAM Read Registers

DDR SDRAM Read Registers				
Base Addr+	D31-D0	Base Addr+		
8067	DDR-SDRAM Read Register D0	8064		
806B	DDR-SDRAM Read Register D1	8068		
806F	DDR-SDRAM Read Register D2	806C		
8073	DDR-SDRAM Read Register D3	8070		

#### DDR SDRAM Write Registers (Read/Write) - (BAR2 + 8074H to 8080H)

The four DDR-SDRAM Write registers hold four data values that are to be written to the DDR-SDRAM. The DDR-SDRAM is set for a burst of four for the purposes of this design example.

A DDR-SDRAM write is implemented by executing the following steps.

1) Write the four 32-bit data values that are to be written to the DDR-SDRAM to the registers at base address + 8074H to 8080H.

**Table 3.22:** DDR-SDRAM Write Registers

DDR SDRAM Write Registers				
Base Addr+	D31-D0	Base Addr+		
8077	DDR-SDRAM Write Register D0	8074		
807B	DDR-SDRAM Write Register D1	8078		
807F	DDR-SDRAM Write Register D2	807C		
8083	DDR-SDRAM Write Register D3	8080		

- 2) Set the DDR-SDRAM Mask bits as desired at base address + 8084H. A value of 0H would enable all bytes to be written.
- 3) Issue the Write Command
  - a) Set the DDR-SDRAM Address register with the starting address location and write command. Write the following value to the SDRAM Address Register at 8060H.

A31-A29	A28-A25	A24,A23	A22-A10	A9-A0
000	X	Bank	Row	Column

Set the start write bit of the DDR-SDRAM Control register at base address + 805C. Set bit-0 of the SDRAM Control Register at 805CH to logic high.

## DDR SDRAM Mask Register (Read/Write)-(BAR2 + 8084H)

The DDR-SDRAM mask register holds the write mask data bits that accompany the write data as it is written to the DDR-SDRAM. If a given data mask (DM) bit is set low, the corresponding data will be written to memory. If the DM bit is set high, the corresponding data will be ignored, and a write will not be executed to that byte location. The DDR-SDRAM is set for a burst of four for the purposes of this design example.

**Table 3.23:** DDR-SDRAM Mask Register

 All bits labeled "Not Used" will return logic "0" when read.

DDR SDRAM Mask Register Bit	Write Register	Byte Masked		
0		Byte 0 (D0 to D7)		
1	D0	Byte 1 (D8 to D15)		
2	DO	Byte 2 (D16 to D23)		
3		Byte 3 (D24 to D31)		
4		Byte 0 (D0 to D7)		
5	D1	Byte 1 (D8 to D15)		
6		Byte 2 (D16 to D23)		
7		Byte 3 (D24 to D31)		
8		Byte 0 (D0 to D7)		
9	D2	Byte 1 (D8 to D15)		
10	DZ	Byte 2 (D16 to D23)		
11		Byte 3 (D24 to D31)		
12		Byte 0 (D0 to D7)		
13	D3	Byte 1 (D8 to D15)		
14		Byte 2 (D16 to D23)		
15		Byte 3 (D24 to D31)		
16-31	Not l	Used <sup>1</sup>		

Read or writing this register is possible via 32, 16 or 8-bit transfers.

## System Monitor Status/Control Register (Read/Write) - (BAR2 + 8088H)

This read/write register will access the system monitor register at the address set in the System Monitor Address Register at BAR2 plus 808CH.

For example, the address of the System Monitor Status register that is to be accessed is first set via the System Monitor Address register at BAR2 plus 808CH. Next, this register at BAR2 plus 8088H is read. Bits 22 to 16 of this register hold the address of the system monitor register that is accessed. Data bits 15 to 6 of this register hold the "ADC code" temperature, Vccint, or Vccaux value. Data bits 5 to 0 are not used. Valid addresses are given in column one of Table 3.24.

Reading or writing this register is possible via 32-bit data transfers.

The 10-bits digitized and output from the ADC can be converted to temperature by using the following equation.

$$Temperature(^{\circ}C) = \frac{ADCcode \times 503.975}{1024} - 273.15$$

The 10-bits digitized and output from the ADC can be converted to voltage by using the following equation.

$$SupplyVolatge(volts) = \frac{ADCcode}{1024} \times 3V$$

## System Monitor Address Register (Write Only) - (BAR2 + 808CH)

This write only register is used to set the system monitor address register with a valid address for the System Monitor internal status or control registers. Valid addresses are given in the following table. Additional addresses can be found in the Xilinx System Monitor document UG192 (available from Xilinx). Reading or writing this register is possible via 32-bit data transfers.

The address value written to this register can be read on bits 22 to 16 of the System Monitor Status/Control register at BAR2 plus 8088hex.

**Table 3.24:** System Monitor Register Map

Address	Status Register	
00h	Temperature	
01h	Vccint	
02h	Vccaux	
20h	Maximum Temperature	
21h	Maximum Vccint	
22h	Maximum Vccaux	
24h	Minimum Temperature	
25h	Minimum Vccint	
26h	Minimum Vccaux	

#### **DUAL PORT MEMORY**

A 1Meg x 64-bit Dual Port synchronous SRAM (DP-SRAM) is provided on the VLX board. One port of the SRAM connects directly to the local bus to allow for PCle access. The remaining port connects directly with the user-programmable FPGA. This design allows for the user to maximize data throughput between the Field I/O's and the controlling processor.

There are two automatic DMA initiators available that will trigger upon a user set threshold. Furthermore, upon a DMA transfer, the internal counter can be reset to a user specified value. See DMA Registers for more information on these operations. These features can be individually controlled through the SRAM Control Registers.

## **BAR4 MEMORY MAP**

#### Static RAM Memory (Read/Write) - (BAR4 + 000000H to 7FFFFFH)

The Static RAM memory space is used to provide read or write access to on board SRAM memory. This memory space allows access to the SRAM from the port on the PCIe bus side of the SRAM. The Static RAM device has a 1Meg x 64-bit capacity on the VPX-VLX. Reading or writing to this memory space using DMA access is also only possible via 64-bit transfers.


The FPGA-Port SRAM Register at BAR2 + 8038H and 803CH are provided for testing the SRAM port that links directly to the user-programmable Virtex-5 FPGA.

## 4.0 THEORY OF OPERATION

This section contains information regarding the design of the board. A description of the basic functionality of the circuitry used on the board is also provided. Refer to the VPX-VLX Block Diagram, shown at the end of this manual and the block diagram just beyond the next paragraph, as you review this material.

## **Operation of the VPX-VLX**

The VPX-VLX can connect to the VPX bus as a Fat Pipe (PCIe x4) device. This is controlled by physical jumper. Refer to the jumper settings section for further information. The PCIe bus is then routed to a switch that automatically connects via 4 lanes to the XMC module. The VPX-VLX rear I/O is routed from the J4 connector to the VPX P2 connector.



#### **I2C Bus and Temperature sensor**

There is one I2C bus to access the FRU (Field Replaceable Unit). Information such as board module number, part number and revision level can be stored in this location. This device also will report board temperature from a temperature sensor on the board.

#### LED's

The VPX-VLX uses three LEDs to indicate the status of PCIe link training. The VPXLNK (VPX back plane to the system processor), XMCLNK (XMC link train to the XMC site) will be green during active data cycles. Note that each LED is labeled on the board.

#### **PCIe INTERFACE LOGIC**

The PCIe bus interface logic on this board provides a 2.5Gbps interface to the carrier/CPU board per PCI Express Specification 1.1. The interface to the carrier/CPU board allows complete control of all board functions.

PCIe bus endpoint interface logic is contained within a user interface FPGA. This logic includes support for PCIe commands, including: configuration read/write, and memory read/write. In addition, the PCIe interface requester and or completion accesses. Payload of up to 256 bytes is supported.

The PCIe interface supports sending interrupt requests as either legacy interrupts or Message Signaled Interrupts (MSI). The mode is programmed using the MSI Enable bit in the Message Control Register of the MSI Capability Structure. For more information on the MSI capability structure see section 6.8 of the PCI Local Base Specification v3.0. If the MSI Enable bit is set to a 1, then the core will generate MSI request. If the MSI Enable bit is set to 0, the core generates legacy interrupt messages.

The board performs DMA transfers on channels 0 and 1. The DMA transfers can be started via software or hardware. Hardware signal DREQ0# driven active by the programmable FPGA will start a DMA channel 0 transfer. Hardware signal DREQ1# driven active will start a DMA channel 1 transfer. To identify the pins corresponding to these signals, see the user constraints (.UCF) file provided in the engineering design kit. The DACK0# and DACK1# signals will go active upon the start of a DMA transfer and remain active until its completion. The example device driver software (purchased separately) can be used to exercise DMA block (software) and demand (hardware) modes of operation.

#### **SYNCHRONOUS Dual-Port SRAM**

The VPX-VLX model DPSRAM size is 1M x 64-bit. One port of the SRAM interfaces to the PCle bus interface chip, the Xilinx Virtex-5 LX30T device (U5). The other port connects directly to the programmable FPGA (U7). This configuration allows for a continuous data flow from the field inputs through the FPGA to the SRAM and then to the PCle bus. Both ports of the SRAM operate in Pipeline mode. This allows for faster operational speed but does cause a one-cycle delay during read operations. The pins corresponding to the control signals, address, and data buses are in the user constraint (.UCF) file provided in the engineering design kit.

The SRAM port connected directly to the user-programmable FPGA (U7)

supports continuous writes or single cycle reads. The SRAM port connected to the PCIe bus, through U5, supports reading and writing using a burst, double word (4 byte), or DMA transfers. For double word (4byte) accesses address and control signals are applied to the SRAM during one clock cycle, and either a write will occur on the next cycle or a read in two clock cycles. DMA accesses operate using the continuous burst method for maximum data throughput. The control signal, starting address, and data (if writing) are applied to the SRAM during one clock cycle. Then, during a write DMA transfer, new data is applied to the bus every subsequent clock cycle until the transfer is complete.

During DMA transfers the address is incremented internally in the Dual-Port SRAM. Please refer to the IDT70T3509SM Data Sheet (See Related Publications) for more detailed information.

#### **DDR2 SDRAM**

The board contains two 32M  $\times$  16-bit DDR2 SDRAM devices. The DDR2 SDRAM uses double data rate architecture to achieve high-speed operation. The double data rate architecture has an interface designed to transfer two data words per clock cycle.

DDR2 Data strobe signal DQS is edge-aligned with data for reading data and center-aligned with data for writing data. The DDR2 SDRAM provides for programmable read or write burst lengths of four locations. The example design provided by Acromag is designed for a fixed burst length of four. A burst length of 8 is also available but not supported by the Acromag example design.

The DDR2 SDRAM operates from a differential clock (DDR2\_CK and DDR2\_CK\_n); the crossing of DDR2\_CK going HIGH and DDR2\_CK\_n going LOW will be referred to as the positive edge of DDR2\_CK. Commands (address and control signals) are registered at every positive edge of DDR2\_CK. Input data is registered on both edges of DQS, and output data is referenced to both edges of DQS as well as to both edges of DDR2\_CK.

#### **Local Bus Signals**

The local bus interface between the PCIe bus interface chip (U5) and the user-programmable FPGA (U7) consists of the following signals.

The Local Address bus (LA) bits 21 to 2 are used to decode the 4M byte address space allocated by the PCIe bus to BAR2. Also, LA(26) bit-26 of the local address bus is logic high when the PCIe bus is performing an access to BAR2 address space.

LBEO\_n, LBE1\_n, LBE2\_n and LBE3\_n are the local bus byte enables. LBEO\_n, when logic low, indicates that the least significant byte on data lines D7 to D0 is selected for the read or write transfer. Likewise LBE3\_n when logic low indicates that the most significant byte on data lines D31 to D24 is selected for the read or write transfer.

The Local Data (LD) bus bits 31 to 0 are bi-directional signals used for both read and write data transfers.

ADS\_n, the address data strobe signal, will pulse low for one local bus clock cycle at the start of a new read or write access. The ADS\_n signal is driven by the PCle bus interface chip (U5).

Readyn must be driven low, on read or write cycle, by the programmable FPGA (U7) and held low until Rdyack\_n is driven low by the PCle bus interface chip (U5). This is shown on the read and write diagrams that follow.

Rdyack\_n is driven low by the PCIe bus FPGA (U5) to signify the end of the read or write cycle.

The LW\_R\_n signal, when logic high, indicates a write transfer in which data is moving from the PCIe bus to the reprogrammable FPGA (U7). This signal, when logic low, indicates a read transfer in which data is moving from the reprogrammable FPGA (U7) to the PCIe bus.

For a read cycle the LD data signals should be driven active prior to driving Readyn active. LD and Readyn should be held active until Rdyack\_n is detected active.


The LA, LBEO\_n, LBE1\_n, LBE2\_n, LBE3\_n, LD, LW\_R\_n signals are guaranteed to setup at least 2 (LCLK/FPGA\_CLK) clock cycles before signal ADS\_n goes active. These signals are also guaranteed to be held active a minimum of 2 clock cycles after Readyn goes active. Also Rdyack\_n will not pulse active sooner than 2 (LCLK/FPGA\_CLK) clock cycles after Readyn goes active.

Both LCLK and FPGA\_CLK are driven by the same zero delay Cypress clock driver. Signal ADS\_n is driven by an OLogic register using the LCK at the bus interface FPGA. ADS\_n is received at the programmable FPGA using FPGA\_CLK at an ILogic register. This interface is considered synchronous to the LCLK/FPGA\_CLK by Acromag.

#### Local Bus CLOCK CONTROL

Clk, the local bus clock, as seen in the following timing diagrams can be one of two sources. By default clk is a Digital Clock Manager (DCM) generated clock frequency. Clk can also be selected directly from the board 125MHz frequency.

The Local bus clk signal is controlled by USERo. The board clock is routed to the Dual Port SRAM and user-programmable FPGA (U7) using a low skew clock driver (Cypress CY23EP05). The on board 125MHz crystal oscillator is input to the user-programmable FPGA via signal FPGA\_CLK\_PLL. After the user-programmable FPGA (U7) is configured, an FPGA DCM generated clock signal (PLL\_CLK) is selected as the board clock (the default condition). By setting bit-8 of the Software Reset and Status register, at BAR2 plus 8000H, to a logic high the 125MHz clock may be selected as the board clock. By setting bit-8 to a logic low the PLL\_CLK becomes the board clock frequency. The default state of bit-8 is logic low.



## **5.0 SERVICE AND REPAIR**

Surface-Mounted Technology (SMT) boards are generally difficult to repair. It is highly recommended that a non-functioning board be returned to Acromag for repair. The board can be easily damaged unless special SMT repair and service tools are used. Further, Acromag has automated test equipment that thoroughly checks the performance of each board. When a board is first produced and when any repair is made, it is tested before shipment.

## **Service and Repair Assistance**

Please refer to Acromag's Service Policy Bulletin or contact Acromag for complete details on how to obtain parts and repair.

## **Preliminary Service Procedure**

CAUTION: POWER MUST BE TURNED OFF BEFORE REMOVING OR INSERTING BOARDS Before beginning repair, be sure that all of the procedures in the "Preparation for Use" section have been followed. Also, refer to the documentation of your board to verify that it is correctly configured. Replacement of the board with one that is known to work correctly is a good technique to isolate a faulty board.

## **Where to Get Help**

If you continue to have problems, your next step should be to visit the Acromag worldwide web site at <a href="http://www.acromag.com">http://www.acromag.com</a>. Our web site contains the most up-to-date product and software information.

Acromag's application engineers can also be contacted directly for technical assistance via email, telephone, or FAX through the contact information listed at the bottom of this page. When needed, complete repair services are also available.

## **6.0 SPECIFICATIONS**

#### **PHYSICAL**

Physical Configuration 3U VPX Board

Height 3.937 inches (100.0 mm)
Depth 6.299 inches (160.0 mm)
Board Thickness 0.063 inches (1.60 mm)

Pitch (Thickness) includes all metalwork

VPX-VLX 0.80 inches (20.32 mm)

VPX-VLX-CC 0.85 inches (21.59 mm)

Unit Weight:

Model VPX-VLX 9.228oz (0.2616 Kg)
Model VPX-VLX-CC 11.69 oz(0.3316 Kg)

#### **POWER REQUIREMENTS**

Power will vary dependent on the application.

5V Maximum rise time of 100m seconds

3.3 VDC (±5%) Typical 1600 mA Max. 3900 mA

5.0 VDC (±5%)\* Typical 2800 mA Max. 5200 mA

+12 VDC ( $\pm$ 5%) Up to 1A for XMC module -12 VDC ( $\pm$ 5%) Up to 1A for XMC module

\* VPRW is 5V for the XMC

On Board 1.0V Power to Virtex 5 FPGA	Current Rating (Maximum available for the user-programmable FPGA)
1.0V (±5%)	4A Maximum

#### **ENVIRONMENTAL**

#### **Operating Temperature/Airflow Requirements**

Model	Op. Temp	Airflow Requirements		
VPX-VLX	0°C to 70°C	100 LFM		
<b>VPX-VLX-CC</b> -40°C to 85°C 200 CFI		200 CFM if not installed in a conduction cooled chassis.		

Relative Humidity: 5-95% Non-Condensing.

**Storage Temperature:** -55°C to 100°C.

Non-Isolated: PCIe bus and field commons have a direct electrical

connection.

**Conduction Cooled XMC mezzanine card:** VPX-VLX-CC models comply with ANSI/VITA 20-2001 (R2005).

# Designed to meet the following environmental standards per ANSI/VITA47-2005(R2007) Model VPX-VLX

Environmental Class EAC4

Operating Temperature: AC1 (0 to 70°C)

Non Operating Class: C3 Vibration Class: V2

Shock 20g

#### **Model VPX-VLX-CC**

**Environmental Class ECC3** 

Operating Temperature: CC4 (-40 to 85°C)

Non Operating Class: C3 Vibration Class: V3

Shock 40g

Designed to comply with EMC Directive 2004/108/EC Class B

**Radiated Field Immunity (RFI):** Complies with IEC 61000-4-3 with no register upsets.

**Conducted R F Immunity (CRFI):** Complies with IEC 61000-4-6 with no register upsets.

**Surge Immunity:** Not required for signal I/O per IEC 61000-4-5.

**Electric Fast Transient (EFT) Immunity:** Complies with IEC 61000-4-4 Level 2 (0.5KV at field I/O terminals).

**Electrostatic Discharge (ESD) Immunity:** Complies with EN61000-4-2 Level 3 (8KV enclosure port air discharge) Level 2 (4KV enclosure port contact discharge).

**Radiated Emissions:** Meets or exceeds European Norm 61000-6-3:2007 for class B equipment. Shielded cable with I/O connections in shielded enclosure is required to meet compliance.

#### **VPX Specification**

Compliant with VITA 46: Base VPX Standard

VITA 46.4 complaint backplane signals 4x (fat pipe) PCIe (jumper selected). Rear I/O routed per VITA 46.9 P2w1-P64s.

Front I/O is only available on the VPX-VLX (air cooled) model if optional AXM modules are installed.

Backplane Compatible with the following VITA 65 Profiles:

<u>'</u>			
Module Profile <sup>2</sup>	Slot Profile		
MOD3-PER-2F-16.3.1-3	SLT3-PER-2F-14.3.1		
MOD3-PER-1F-16.3.2-2	SLT3-PER-1F-14.3.2		
MOD3-PAY-1D-16.2.6-1 <sup>1</sup>	SLT3-PAY-1D-14.2.6		
MOD3-PAY-2F-16.2.7-1 <sup>1</sup>	SLT3-PAY-2F-14.2.7		

1) Board is compatible with payload profiles but has no hosting capabilities.

This list is not all inclusive. Other profiles may be compatible. Contact the factory with any questions.

#### **User Programmable (U7) FPGA (VPX-VLX85)**

Xilinx XC5VLX85T-1FF1136

- 51,840 CLB Flip Flops
- 840,000 Distributed RAM Bits
- 216 18Kbit Block RAMs
- 48 DSP Slices

6 Clock Management Tiles

## **User Programmable (U7) FPGA (VPX-VLX110)**

Xilinx XC5VLX110T-1FF1136

- 69,120 CLB Flip Flops
- 1,120,000 Distributed RAM Bits
- 296 18Kbit Block RAMs
- 64 DSP Slices

6 Clock Management Tiles

#### **User Programmable (U7) FPGA (VPX-VLX155)**

Xilinx XC5VLX155T-1FF1136

- 97,280 CLB Flip Flops
- 1,640,000 Distributed RAM Bits
- 424 18Kbit Block RAMs
- 128 DSP Slices

6 Clock Management Tiles

#### **REAR I/O**

The rear I/O P4 PMC connector connects directly to banks 1, 4 and 21 of the FPGA. The bank 1, 4 and 21 Vcco pins are powered by 2.5 volts and thus will support the 2.5 volt IOStandards. Table 6-39 of the Virtex 5 User Guide (available from Xilinx) lists all the supported IOStandards available. The example design defines the rear I/O with 2.5 volt LVDS.

- Maximum Recommended Clock Rate......150MHz (6.7ns clock period)
- Vcco Supply Voltage ......2.5 volt
- VOH Output High Voltage.....1.602 volt
- VOL Output Low Voltage......0.898 volt
- VODIFF Differential Output Voltage .......350m volt typical
- VOCM Output Common Mode Voltage.....1.25 volt typical
- VIDIFF Differential Input Voltage.....100m volt minimum
- VICM Input Common Mode Voltage..........0.3 volt min, 1.2 volt typical,
   2.2 volt max

## FRONT I/O

If optional AXM mezzanine modules are used (air cooled VPX-VLX models only) refer to the AXM user's manual for front I/O specifications. This VLX module uses the 150 pin Samtec connector part number QSS-075-01-L-D-A which mates with the mezzanine module connector part number QTS-075-02-L-D-A-K

#### **Write Disable Jumper**

**Write Disable Jumper**: Removal of surface mount resistor R172 disables write to the to the Xilinx FPGA configuration flash device. The location of R172 is shown in resistor location drawing.

If write disable to the configuration flash is required, it is recommended that the board be returned to Acromag for removal of R172. The board can be easily damaged without the use of special SMT tools.

**Board Crystal Oscillator: 125MHz** 

123141112

Frequency Stability: ± 0.0020% or 20ppm

#### **Double Data Rate 2 SDRAM**

#### 32M x 32-bit Density

Micron MT47H32M16CC

SDRAM Crystal Oscillator: 200MHz

Frequency Stability: ± 0.01% or 100ppm

DDR SDRAM Clock: 125MHz

Data Transfer Rate: 250M longwords(32-bits)/s

#### **Dual Port SRAM**

**VPX-VLX** 

**1Meg x 64-bit** Integrated Devices Technology IDT70T3509MS133BP, 133 Megahertz Speed

#### **Flash Memory**

 $16M \times 8$ -bit 128 addressable sectors of which 41 are used for FPGA Configuration

#### **PCIe Bus Interface**

**PCI Express 1.1:** PCI Express electrical and protocol standards. Performs 2.5 Gbps data rate per lane and per direction.

ANSI/VITA 42.0: Complies with XMC module mechanicals and connectors

ANSI/VITA 42.3: XMC module with PCI Express Interface

**4K Memory Space Required (BAR0):** 64 bit Base Address Register 0 for access to configuration registers

**4M Memory Space Required (BAR2):** 64 bit Base Address Register 2 for access to the user-programmable FPGA (U7).


**8M Memory Space Required (BAR4):** 64 bit Base Address Register 1 for access to Dual Port SRAM.

**Interrupts:** Source of interrupt can be from the U7 programmable FPGA, or DMA Channels. Supports sending interrupt requests as either legacy interrupts or Message Signaled Interrupts (MSI). MSI capability is supported as an extended capability in the Type 0 PCI configuration space.

## **Certificate of Volatility**

Certificate of Volatility								
Acromag Model			acturer:					
VPX-VLX85(E)		Acrom	mag, Inc.					
VPX-VLX110(E)		30765	5 Wixom Rd					
VPX-VLX155(E)		Wixom	i, MI 48393	<u> </u>				
				Volatile Mem	ory			
Does this product	contain V	olatile	memory (i.	e. Memory of whose	contents a	ire lost when p	oower is removed)	
■ Yes □ No								
Type (SRAM, SDRA	AM, etc.)	Size:		User Modifiable	Function:		Process to Sanitize:	
SRAM		1Me	g x 72	■ Yes	Data stor	age for	Power Down	
				□ No	FPGA			
Type (SRAM, SDRA	M, etc.)	Size:		User Modifiable	Function:		Process to Sanitize:	
FPGA based RAM		Varia	able up	■ Yes	Data stor	age for	Power Down	
		to 1.	28Mbyte	□ No	FPGA			
Type (SRAM, SDRA	M, etc.)	Size:		User Modifiable	Function	:	Process to Sanitize:	
SDRAM		32M	x 32	■ Yes	Data storage for		Power Down	
				□ No	FPGA			
				Non-Volatile M	emory			
Does this product	contain N	on-Vol	atile memo	ory (i.e. Memory of w	hose conte	ents is retained	d when power is removed)	
■ Yes □ No								
Type(EEPROM, Fla	sh, etc.)	Size:		User Modifiable	Function	:	Process to Sanitize:	
Flash		16M	byte	■ Yes	Storage o	of Code for	Clear Flash memory by writing	
				□ No	FPGA		a logic 1 to bit-0 of the Flash	
							Erase Chip Register at BAR2 +	
							24H	
Type(EEPROM, Fla	sh, etc.)	Size:		User Modifiable	Function:		Process to Sanitize:	
Flash		32M	bit	□ Yes	Storage of Code for		Not Applicable	
				■ No	_	Interface		
					Device			
Type(EEPROM, Fla	sh, etc.)	Size:		User Modifiable	Function		Process to Sanitize:	
		2kbi	t	□ Yes	IMPI - FRU		Not Applicable	
				■ No	informati	ion	• • • • • • • • • • • • • • • • • • • •	
Acromag Representative								
Name:	Title:		Email:			Office Phone	e: Office Fax:	
Joseph Primeau	Dir. of Sa	ales		u@acromag.com		248-295-082		
	and							
	Marketir	ng						

## **VPX-VLX Block Diagram**



# R172 Resistor Location Board Bottom View

