

ispDesignExpert Tutorial

Version 8.0

Technical Support Line: 1-800-LATTICE or (408) 732-0555 DE-TUT Rev 8.0.1

Copyright

This document may not, in whole or part, be copied, photocopied, reproduced, translated, or reduced to any electronic medium or machine-readable form without prior written consent from Lattice Semiconductor Corporation.

The software described in this manual is copyrighted and all rights are reserved by Lattice Semiconductor Corporation. Information in this document is subject to change without notice.

The distribution and sale of this product is intended for the use of the original purchaser only and for use only on the computer system specified. Lawful users of this product are hereby licensed only to read the programs on the disks, cassettes, or tapes from their medium into the memory of a computer solely for the purpose of executing them. Unauthorized copying, duplicating, selling, or otherwise distributing this product is a violation of the law.

Trademarks

The following trademarks are recognized by Lattice Semiconductor Corporation:

Generic Array Logic, ISP, ispANALYZER, ispATE, ispCODE, ispDCD, ispDOWNLOAD, ispDS, ispDS+, ispEXPERT, ispGDS, ispGDX, ispHDL, ispJTAG, ispSmartFlow, ispStarter, ispSTREAM, ispSVF, ispTA, ispTEST, ispTURBO, ispVECTOR, ispVerilog, ispVHDL, ispVM, Latch-Lock, LHDL, pDS+, RFT, and Twin GLB are trademarks of Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pDS, pLSI, Silicon Forest, and UltraMOS are registered trademarks of Lattice Semiconductor Corporation.

SPEEDSearch, Performance Analyst, and DesignDirect are trademarks of Vantis Corporation. Kooldip, MACH, MACHPRO, MACHXL, Monolithic Memories, PAL, PALASM, and Vantis are registered trademarks of Vantis Corporation.

Project Navigator is a trademark of Data I/O Corporation. ABEL-HDL is a registered trademark of Data I/O Corporation.

Microsoft, Windows, and MS-DOS are registered trademarks of Microsoft Corporation.

IBM is a registered trademark of International Business Machines Corporation.

Lattice Semiconductor Corporation 5555 NE Moore Ct. Hillsboro, OR 97124 (503) 268-8000

December 1999

Limited Warranty

Lattice Semiconductor Corporation warrants the original purchaser that the Lattice Semiconductor software shall be free from defects in material and workmanship for a period of ninety days from the date of purchase. If a defect covered by this limited warranty occurs during this 90-day warranty period, Lattice Semiconductor will repair or replace the component part at its option free of charge.

This limited warranty does not apply if the defects have been caused by negligence, accident, unreasonable or unintended use, modification, or any causes not related to defective materials or workmanship.

To receive service during the 90-day warranty period, contact Lattice Semiconductor Corporation at:

Phone: 1-800-LATTICE or (408) 732-0555 Fax: (503) 268-8037 E-mail: techsupport@latticesemi.com

If the Lattice Semiconductor support personnel are unable to solve your problem over the phone, we will provide you with instructions on returning your defective software to us. The cost of returning the software to the Lattice Semiconductor Service Center shall be paid by the purchaser.

Limitations on Warranty

Any applicable implied warranties, including warranties of merchantability and fitness for a particular purpose, are hereby limited to ninety days from the date of purchase and are subject to the conditions set forth herein. In no event shall Lattice Semiconductor Corporation be liable for consequential or incidental damages resulting from the breach of any expressed or implied warranties.

Purchaser's sole remedy for any cause whatsoever, regardless of the form of action, shall be limited to the price paid to Lattice Semiconductor for the Lattice Semiconductor software.

The provisions of this limited warranty are valid in the United States only. Some states do not allow limitations on how long an implied warranty lasts, or exclusion of consequential or incidental damages, so the above limitation or exclusion may not apply to you.

This warranty provides you with specific legal rights. You may have other rights which vary from state to state.

Table of Contents

Part I: Intro	Part I: Introduction to ispDesignExpert			
Tutorial 1	ispDesignExpert ispLSI Design Basics			
Task 1	Create a Project Directory			
Task 2	Create a New Project			
Task 3	Select a Device			
Task 4	Create and Import a Design Documentation File	15		
Task 5	Import Existing Source Files			
Task 6	About the Project Navigator Interface			
Task 7	Examine the Process Flows			
Task 8	Edit a Project Source			
Task 9	View the Design Hierarchy			
Task 10	Process a Module			
Task 11	Run Functional Simulation			
Task 12	Compile your Design			
Task 13	About Auto-Make			
Task 14	Run Timing Analysis and View Timing Reports			
Task 15	Run Physical Viewer			
Task 16	Perform Timing Simulation			
Tutorial 2	ispDesignExpert MACH Design Basics			
Task 1	Open a Project			
Task 2	About the Project Navigator Interface			

Task 3	Examine the Process Flows	38
Task 4	Select a Device	
Task 5	Create and Import a Design Documentation File	
Task 6	Edit a Project Source	
Task 7	View the Design Hierarchy	42
Task 8	Process a Module	44
Task 9	Run Equation Simulation	46
Task 10	Fit the Design	47
Task 11	About Auto-Make	48
Task 12	Run Timing Analysis	49
Task 13	Backannotate Pin Location Assignments	50
Part II. Des	sign Entry with ispDesignExpert	52
i art il. Dec		
Tutorial 3	Schematic and ABEL-HDL Design Entry	. 53
Task 1	Create a Project Directory	55
Task 2	Create a New Project	
Task 2 Task 3	Create a New Project	
		57
Task 3	Copy Schematic Symbols to the Project Directory	57 60
Task 3 Task 4	Copy Schematic Symbols to the Project Directory	57 60 61
Task 3 Task 4 Task 5	Copy Schematic Symbols to the Project Directory	57 60 61 62
Task 3 Task 4 Task 5 Task 6	Copy Schematic Symbols to the Project Directory	57 60 61 62 63
Task 3 Task 4 Task 5 Task 6 Task 7	Copy Schematic Symbols to the Project Directory	57 60 61 62 63 64
Task 3 Task 4 Task 5 Task 6 Task 7 Task 8	Copy Schematic Symbols to the Project Directory Add a New Schematic to the Project Resize the Schematic Sheet Place Two Block Symbols from the Local Symbol Library Place a Symbol from the REGS Generic Symbol Library Place Symbols from the IOPAD Generic Symbol Library	57 60 61 62 63 64 65
Task 3 Task 4 Task 5 Task 6 Task 7 Task 8 Task 9	Copy Schematic Symbols to the Project Directory	57 60 61 62 63 64 65 66
Task 3 Task 4 Task 5 Task 6 Task 7 Task 8 Task 9 Task 10	Copy Schematic Symbols to the Project Directory Add a New Schematic to the Project Resize the Schematic Sheet Place Two Block Symbols from the Local Symbol Library Place a Symbol from the REGS Generic Symbol Library Place Symbols from the IOPAD Generic Symbol Library Add Wires to Connect the Symbols	57 60 61 62 63 64 65 66 67
Task 3 Task 4 Task 5 Task 6 Task 7 Task 8 Task 9 Task 10 Task 11	Copy Schematic Symbols to the Project Directory Add a New Schematic to the Project Resize the Schematic Sheet Place Two Block Symbols from the Local Symbol Library Place a Symbol from the REGS Generic Symbol Library Place Symbols from the IOPAD Generic Symbol Library Add Wires to Connect the Symbols Add Wires to Connect the Symbols Duplicate the Input Pad and Wire Stub	57 60 61 62 63 64 65 66 67 68
Task 3 Task 4 Task 5 Task 6 Task 7 Task 8 Task 9 Task 10 Task 11 Task 12 Task 13 Task 14	Copy Schematic Śymbols to the Project Directory Add a New Schematic to the Project Resize the Schematic Sheet Place Two Block Symbols from the Local Symbol Library Place a Symbol from the REGS Generic Symbol Library Place Symbols from the IOPAD Generic Symbol Library Add Wires to Connect the Symbols Add Wires to Connect the Symbols Duplicate the Input Pad and Wire Stub Name the Buses Add Bus Taps with Signal Names Add Input Net Names	57 60 61 62 63 64 65 65 66 67 68 69 70
Task 3 Task 4 Task 5 Task 6 Task 7 Task 8 Task 9 Task 10 Task 11 Task 12 Task 13	Copy Schematic Symbols to the Project Directory Add a New Schematic to the Project Resize the Schematic Sheet Place Two Block Symbols from the Local Symbol Library Place a Symbol from the REGS Generic Symbol Library Place Symbols from the IOPAD Generic Symbol Library Add Wires to Connect the Symbols Add Wires to Connect the Symbols Duplicate the Input Pad and Wire Stub Name the Buses Add Bus Taps with Signal Names	57 60 61 62 63 64 65 65 66 67 68 69 70
Task 3 Task 4 Task 5 Task 6 Task 7 Task 8 Task 9 Task 10 Task 11 Task 12 Task 13 Task 14	Copy Schematic Śymbols to the Project Directory Add a New Schematic to the Project Resize the Schematic Sheet Place Two Block Symbols from the Local Symbol Library Place a Symbol from the REGS Generic Symbol Library Place Symbols from the IOPAD Generic Symbol Library Add Wires to Connect the Symbols Add Wires to Connect the Symbols Duplicate the Input Pad and Wire Stub Name the Buses Add Bus Taps with Signal Names Add Input Net Names	57 60 61 62 63 63 65 65 66 67 68 69 70 71 72

Task 18	Import the Completed Schematic	75
Task 19	Create a Matching Symbol	
Task 20	Check the Schematic for Consistency Errors	
Task 21	Create a New ABEL-HDL Source File Template	
Task 22	Enter the ABEL-HDL Source Description	80
Task 23	Import an Existing ABEL-HDL Source File	
Task 24	Open the Hierarchy Browser	
Task 25	Push into the Counter Block Symbol	84
Task 26	Access Connectivity Information for the Counter Block	
Task 27	Query a Net	86
Tutorial 4	HDL Design Entry with Synplicity Synplify	88
Task 1	Create a New Project in ispDesignExpert	89
Task 2	Create or Import Design Sources	90
Task 3	Select RTL Synthesis Tool	92
Task 4	Fit the Design	93
Task 5	View JEDEC File	94
Task 6	Run the Stand-alone Synplify	95
Tutorial 5	HDL Design Entry with LeonardoSpectrum	98
Task 1	Create a new project in ispDesignExpert	
Task 2	Start LeonardoSpectrum from ispDesignExpert	
Task 3	Use Quick Setup to Synthesize the Design	
Task 4	Import the EDIF file into ispDesignExpert	
Task 5	Target a Device and Fit the Design	
Tutorial 6	Mixed Design Entry and Implementation	. 105
Task 1	Create a New Project in ispDesignExpert	
Task 2	Create or Import Mixed Design Entries	
Task 3	Select RTL Synthesis Tool	
Task 4	Merge EDIF Files	
Task 5	Fit the Design	

Part III: De	sign Implementation and Verificationwith ispDesignExpert	112
Tutorial 7	ispLSI Design Implementation and Verification	113
Task 1	Open the Project	
Task 2	Select a Device	
Task 3	Compile Test Vectors	
Task 4	Functional Simulation	
Task 5	Assign Design Constraints	
Task 6	Set Compiler Properties	
Task 7	Fit the Design	
Task 8	Timing Analysis	. 121
Task 9	Timing Simulation	. 122
Task 10	Reset the Compiler Properties and Reanalyze the Timing	. 123
Tutorial 8	MACH Design Implementation and Verification	125
Task 1	Open the Project	
Task 2	Select a Device	
Task 3	Compile a Source File	
Task 4	Simulate the Equations and View the Results	
Task 5	Assign Some Constraints	
Task 6	Set Fitter Optimization Options	
Task 7	Fit the Design	
Task 8	Analyze the Timing Results	. 136
Task 9	Change the Fitter Options and Reanalyze the Timing	138
Task 10	Backannotate Project Assignments	. 140
Tutorial 9	Design Implementation and Verification for GAL Devices	142
Task 1	Open a Project	
Task 2	Change your Device	
Task 3	Run Functional Simulation	
Task 4	Fit Design	
Task 5	Create Fuse Map	
Task 6	Simulate JEDEC Files	

Task 7	Run Timing Simulation	151
Tutorial 1	0 Design Implementation and Verification for PAL Devices	
Task 1	Open a Project	
Task 2	Change your Device	
Task 3	Fit Design	
Task 4	Create Fuse Map	
Task 5	Simulate JEDEC Files	
Part IV: Si	imulation with ispDesignExpert	160
Tutorial 1	1 Simulating a Design with the Lattice Logic Simulator	
Task 1	Create a New Project in ispDesignExpert	
Task 2	Create ABEL Test Vectors	
Task 3	Run Functional Simulation and View Simulation Results	
Task 4	Analyze Simulation Results	
Task 5	Compare Simulation Results with Expected Values	
Task 6	Interactively Debug the Design and Rerun Simulation	
Task 7	Run Timing Simulation	
Task 8	Run the Stand-alone Simulator	174
Tutorial 1	2 Simulating a Design with ModelSim	176
Task 1	Create a Structural Netlist in ispDesignExpert	177
Task 2	Start ModelSim and Create a Project	178
Task 3	Compile the Design	179
Task 4	Prepare to Run the Simulation	180
Task 5	Set up the Windows to View the Results of the Simulation	
Task 6	Add Signals in Region to Wave and List Windows	
Task 7	Specify Simulation Options and Run the Simulation	183
Task 8	Save the Configuration and Re-run the Simulation	184

Part I: Introduction to ispDesignExpert

Tutorial 1 ispDesignExpert ispLSI Design Basics

This tutorial provides an overview of the features and operation of ispDesignExpert for ispLSI designs, focusing on the Project Navigator to complete a programmable device design.

Follow the steps in this tutorial to implement a design using a mixture of schematics and ABEL-HDL.

Learning Objectives

When you are finished with this tutorial, you should have a basic understanding of the steps and tools necessary to complete an ispLSI design using ispDesignExpert.

Time to Complete This Tutorial

On average, the time to complete this tutorial is about 30 minutes.



Task 1Create a Project Directory

ispDesignExpert employs the concept of a project. Source files, such as behavioral and schematic logic descriptions, device type, and design documentation, intermediate data files, and output files, of a project can be stored in one directory.

However, it is recommended that each project has its own directory for storing source files.

To create a project directory:

- 1. Start Windows Explorer, or similar tool.
- 2. Go to the \ispTOOLS\ispsys\examples\ispLSI_GAL directory.
- 3. In Explorer, create the directory 4bCount.

🔄 4bCount	•	🗈 🏝 👗 🛍 🛍 🗠 🗡 🖆	<u><u> </u></u>
All Folders		Contents of 'D:\ispTOOLS\ispsys\exam	nples\4bCc
ispTOOLS ispcomp ispsys appnotes isp config isp config		Name Abcount.jid Abcount.SYN Abcount.Vct Abcount.vc	Size 1KB 1KB 1KB 1KB 1KB 1KB 1KB 1KB

Task 2 Create a New Project

Now you need to select the project type and name the project file (.syn) that the Project Navigator will use later to reload the project.

To create a new project.

- 1. Start ispDesignExpert if it is not already running.
- Choose File ⇒ New Project to open the Create New Project dialog box.
- 3. In this dialog box, change the directory to \ispTOOLS\ispsys\examples\ispLSI_GAL \4bCount.
- 4. Select Schematic/ABEL from the Project Type field. The default project name is Untitled.syn. Type 4bcount as the project name for this tutorial project.
- 5. Click **Save**. The untitled project appears in the Sources window of the Project Navigator.
- In the Sources window, double-click the title of the project (Untitled) to open the Project Properties dialog box.
- 7. Type in 4-bit counter as your project title.
- 8. Click **OK**. The new project title appears in the Sources window.

Create New P Save in:	roject AbCount	?× 	3-4	6-7
			Project Properties Title: 4-bit counter	OK Cancel
ProjectName: Save as type: ProjectType:	Project File (*.syn)	Save Cancel		Help

		D:\ISPTOOLS\ISPSYS\EXAM 💶 🗵
	<u>File ⊻iew Source Process Options</u>	<u>W</u> indow <u>T</u> ools <u>H</u> elp
	D 🕞 🖶 Strategy:	
	Sources in Project:	Processes for Current Source:
	4-bit counter	(No Processes Available)
	SispLSI5384V-125LB388	
1		
8		
•		
	Select the "New" button to add source or	No processes are available for the project
	"Import" in the Source menu to add from an	notebook. Select another item in the
	existing design.	Source list to get processes.
	New Open	Start View Properties Log
	Ready	

Task 3 Select a Device

Below the Project Notebook is the device icon that identifies the target device for the project. The Project Navigator lets you target a design to a specific Lattice device at any time during the design process.

To view the list of available devices and to change the target device:

- 1. In the Sources window, double-click the **Device** icon to open the Device Selector dialog. The dialog box shows the default device.
- 2. In the Device Selector dialog box, select the ispLSI 1K device family.
- 3. Select the ispLSI1016E-125LJ44 device.
- 4. Accept the default settings and then click **OK**.
- 5. The Confirm Change dialog box appears. Click **Yes** to confirm that you wish to change device families.

Notice that the process options changed after selecting the ispLSI device.

When you change the target device, ispDesignExpert design environment reconfigures to facilitate designing with the selected device family.

Device Selector Select Device: Family: ispLSI Default Device ispLSI5384// IspLSI5384// SepLSI5384// SepLSI5384// SepLSI5384// SepLSI5384// SepLSI5384// SepLSI5384//SepLSI5388//SepLSI55384//SepLSI55388//SepLSI55384//SepLSI55388	Speed grade: (MH2) Device Information: 125 Image: Construction of the second s	
2-3	ispLSI 1K Device 125 Device: Package SoLSI016E 44PLCC ispLS1016	g conditions: I/O pins 32
res en op	u are about to change device kit sult in changes in the Project Nav vironment. Do you wish to contin eration?	igator design

Task 4 Create and Import a Design Documentation File

The Project Notebook works much like an engineering notebook. You can give it any name to describe your project. In addition, you can include files created by Windows applications other than ispDesignExpert. For instance, you might want to include a project schedule, a specification document, or a timing diagram.

To create a text document and import it into the Project Notebook:

- 1. Choose **Source** \Rightarrow **New**.
- 2. In the New Source dialog, select User Document, and then click **OK**.
- 3. In the New File dialog, type spec in the File Name field. Then click **OK**.
- 4. In the Text Editor, type This is a sample text document.
- 5. Choose File \Rightarrow Save.

ispDesignExpert automatically adds the file to the Sources window, under the Project Notebook.

6. Choose **File** \Rightarrow **Exit** to close the Text Editor.

Note: You can add logic source files (for example, schematics and ABEL-HDL files) in the same way, although they appear in a different place in the Sources window. The Project Notebook area is for non-design source files.



	New File	×
	<u>F</u> ile Name:	<u>0</u> K
	spec	
3	Default Dot Extension:	<u>C</u> ancel
	*.txt	

ispDesignExpert Project Navigator - [D:\ISPTOOLS\ISPSYS\EXAM	
<u>File ⊻iew Source Process Options y</u>	<u>W</u> indow <u>T</u> ools <u>H</u> elp	
D 🗳 🔚 Strategy:		
Sources in Project:	Processes for Current Source:	
4-bit counter	(No Processes Available)	
spec.txt		
SispLSI1016E-125LJ44		
		5
		J
Select the "New" button to add source or	No processes are available for the project	
"Import" in the Source menu to add from an	notebook. Select another item in the Source	
existing design.	list to get processes.	
New Open	Start View Properties Log	
Ready		

Task 5 Import Existing Source Files

To save time in this tutorial, you will import existing source files. Although, in a practical sense, you will probably have existing sources that you will want to import into a design in addition to creating new ones.

To import existing source files:

- 1. Select **Source** \Rightarrow **Import** from the Project Navigator.
- The Import File dialog box appears. You can double check your project type (Schematic/ ABEL) from the title bar of this dialog box.
- 3. Browse to change the directory to ispTools/ ispsys\examples\MACH_PAL\ tutorial\Tutor4\4bCount.
- 4. Select all the source files and click **Open**.
- 5. The Project Navigator should now look like the image shown to the right.

A project contains all the source files for the design, such as schematic logic descriptions, ABEL-HDL file, test vector, device type, and design documentation.

	Import File: (So Look <u>i</u> n:	hematic/ABEL) Secont ■ 🗈 🖻 🕅	? X
	compare.abl counter.abl top.ab∨ ⊉top.sch		
2-3			
	File <u>n</u> ame:	"top.sch" "counter.ab!" "top.abv" "compare.ab!"	
	Files of type:	"top.sch" "counter abl" Ope Sources (abl: sch: vhd:) Cancel	

ispDesignExpert Project Navigator - File View Source Process Options Image: Image	D:\ISPTOOLS\ISPSYS\EXAM LOX Window Icols Help R R P.
Sources in Project:	Processes for Current Source:
 Image: Provide the system of t	(No Processes Available)
Select the "New" button to add source or "Import" in the Source menu to add from an existing design.	No processes are available for the project notebook. Select another item in the Source list to get processes.
New Open	Start View Properties Log
Finished cleaning up files.	

5

Task 6 About the Project Navigator Interface

The Project Navigator has two primary interface elements: the Sources window and the Processes window.

The Sources window (1) shows all the design files associated with a project, listed in their logical, hierarchical order. Each source in the list is identified with an icon.

The Processes window (2) shows all the processing tasks that apply to a selected source in the Sources window. Typical programmable device processing tasks include netlisting, compiling, logic reduction, logic synthesis, fitting, and simulation model building.

Buttons at the bottom of the Project Navigator (3) provide quick command access to key functions.

There are also two message areas (4) located above and below these buttons.



Task 7 Examine the Process Flows

The Project Navigator is context sensitive — that is, it automatically adjusts the processes for you depending on what you want to do.

First, processes for a given file change depending on the target device. This is called the project-level flow. For instance, a design targeted for an ispLSI device is processed differently than a design targeted for a MACH or PAL device.

Second, the process flow changes depending on what type of source file is highlighted in the Sources window. This is called the source-level flow. For example, if you select a schematic source (.sch), several processes appear in the Processes window. But, if you select an ABEL test vector file (.abv), only the processes necessary for that source (functional simulation and timing simulation) are shown.

Examine the process flows:

- 1. To see the process-level flow, select the Device icon in the Sources window. The processes for the project appear in the Processes window.
- 2. To see a source-level flow, select a source. The processes for the selected source appear in the Processes window.

Continue to select different sources and notice that the processes change in the Processes window.





Task 8 Edit a Project Source

You can edit project source files by double clicking the desired source in the Sources window. ispDesignExpert opens the appropriate editor with the selected source for editing.

In this task you will see how to open the Schematic Editor from a schematic source.

To edit a schematic source file:

1. Double-click the top-level schematic top (top.sch) in the Sources window. The Schematic Editor opens with top.sch.

When you double-click any source, ispDesignExpert automatically opens the application associated with that source file.

- In the View menu, make sure that there is a check mark beside the Main Toolbar and Drawing Toolbar commands. (Click the command to toggle the check mark.) You can then edit the schematic.
- 3. Choose File \Rightarrow Exit to exit the Schematic Editor.

Note: You can also open an ispDesignExpert application from the Project Navigator **Window** menu.





Task 9View the Design Hierarchy

You can view the hierarchy of top-level and lower-level sources using the Hierarchy Browser. You select the top-level source in the Project Navigator and double-click the Hierarchy Browser process. The Hierarchy Browser will be opened together with the Hierarchy Navigator (if the source is a schematic) or with the HDL Viewer/Text Editor (if it is an HDL file). All the instances will be listed in the Hierarchy Browser.

With the Hierarchy Browser, you can traverse the design hierarchy by clicking on the displayed hierarchy tree and access a number of powerful database features, such as pushing into blocks to see the source they refer to, accessing connectivity information, and querying nets. If a relevant module of the selected instance is defined in a schematic source file, it will be opened in the Hierarchy Navigator. If a relevant module of the selected instance is defined in an HDL source file, it will be opened in the HDL Viewer/Text Editor.

Note: The Hierarchy Browser and Hierarchy Navigator are meant for viewing a design, not editing a design. For editing source files, use the Schematic Editor or Text Editor.

	D:\ISPTOOLS\ISPSYS\EXAMPL O X Window Iools Help - 🕄 🕄 ?
Sources in Project: 4-bit counter spec.txt ispLSI1016E-125LJ44 top.abv top (top.sch) compare (compare.abl) counter (counter.abl)	Processes for Current Source: Hierarchy Browser Compile Schematic Verilog Test Fixture Declarations VHDL Test Bench Template Reduce Schematic Logic Reduced Equations
Double-click to open the selected source. New Open Ready	Double-click the item in the list or select the "View" to view the report. Start View Properties Log

View the Design Hierarchy (continued)

To view the design hierarchy using the Hierarchy Browser and Hierarchy Navigator.

- Select the top-level schematic top in the Sources window and double-click the Hierarchy Browser process in the Processes window. The Hierarchy Browser opens with the hierarchy tree of the project and top.sch is opened in the Hierarchy Navigator.
- 2. The Hierarchy Browser lists all the sub-level sources in a tree format. You can expand the sources to the lowest-level instances.
- Click the **Push/Pop** icon from the toolbar of the Hierarchy Navigator. The cursor changes to cross hairs. The **Push/Pop** command lets you "Push" down into a lower, more-detailed, level in the hierarchy or "Pop" up to a higher, less-detailed, level in the hierarchy.
- Click inside the COMPARE block (upper-middle) to push down into the block. The Text Editor displays the contents for this block, which is an ABEL-HDL file.
- 5. Now click inside the COUNTER block. The Text Editor displays the ABEL-HDL source for this block. There is no more hierarchy in this schematic.
- 6. Choose **File** \Rightarrow **Exit** to close the Text Editor.
- 7. Choose File \Rightarrow Exit to close the Hierarchy Navigator.
- 8. Choose File \Rightarrow Exit to close the Hierarchy Browser.



Task 10 Process a Module

ispDesignExpert allows you to think less about the tools and steps involved in getting to a result and more about the desired result. For example, if you want to view a report, you do not have to figure out which processes should be run to generate the report. ispDesignExpert determines what steps are involved and runs them automatically. Because you intuitively know what results you want, ispDesignExpert's results-oriented processing greatly simplifies learning new architectures because it minimizes the impact of having to learn new tools and procedures.

To process a module:

 In the Project Navigator Sources window, select the ABEL-HDL source compare. Notice that there is one process for this ABEL-HDL file (Compile Logic) that generates one report file (Compiled Equations).

While you can run each process separately, it's faster and easier to tell ispDesignExpert what end result you want, and let ispDesignExpert determine which steps should be run in what order.

 In the Processes window, double-click the Compile Logic process. ispDesignExpert compiles the ABEL-HDL source. You can view the results in the Report Viewer by clicking Log button at the bottom of the Project Navigator or choosing Process ⇒ Log.

The Processes window displays the status of each process as it runs.



Process a Module (continued)

- 3. Close the Report Viewer.
- 4. Look at the Processes window. Note that a green check mark has been added to the Compile Logic process that has been successfully completed.

Note: Yellow exclamation marks beside the process indicate that warnings were generated. Red Xs indicate that errors were encountered. The warning or error is described in the auto-make log file displayed in the Report Viewer. Green check marks indicate the process completed successfully.

Note: The Processes window is constantly updated. If you edit a source file, the green check marks disappear for processes that were previously run.

ispDesignExpert Project Navigator - File View Source Process Options File Strategy: Normal Sources in Project: Sources Strategy:	Image: Contract of the system of the syst	
d 4-bit counter spec.bt ispLSI1016E-125LJ44 itop.abv top (top.sch) icompare (compare.abl) counter (counter.abl)	Hierarchy Browser Compile Logic Compile Logic Compile Listing Compiler Listing Verilog Test Fixture Declarations VHDL Test Bench Template Reduce Logic Reduced Equations	4
Double-click to open the selected source. New Open	Double-click the item in the list or select the "View" button to start process and view the report. Select the "Start" button to only run the Start View Properties Log	

Task 11 Run Functional Simulation

Functional simulation uses design test stimuli to simulate design logic or equations, independent of any device. The more comprehensive and detailed your test stimuli are, the more useful your simulation results will be.

The Lattice Logic Simulator accepts both graphic waveform stimulus and ABEL-HDL test vectors as the test stimulus. The Lattice Logic simulator applies the inputs from the test stimulus to the simulated circuit and compares the simulated output with the output specified in the test vectors. If there is any difference, the difference will be listed in the Simulator Control Panel or the Simulator Log.

Functional simulation tests your design without using device-specific information. Therefore, functional simulation can be conducted before you select a device.

To behaviorally simulate your design:

- 1. In the Sources window, double-click top.abv to open the test vector file in the Text Editor.
- 2. Scroll the window and view the Test Vector section.
- 3. Close the file and exit the Text Editor.
- 4. In the Processes window, double-click the Functional Simulation process or click the **View** button at the bottom of the Project Navigator to launch the Simulator Control Panel.



Run Functional Simulation (continued)

The ispDesignExpert process dialog box appears momentarily. When this process is completed, the Simulator Control Panel is launched.

 In the Simulator Control Panel, click the Run icon from the toolbar or choose the Simulate ⇒ Run menu item to start the simulation.

Note: Keep the View \Rightarrow Show Waveforms menu item checked in the Simulation Control Panel so that the Waveform Viewer will automatically be opened with the waveforms of the simulated signals.

- 6. When the run ends, you can compare the functional simulation results with the expected values specified in the test vectors. If there is any difference between the simulation results and the specified values such as the stimulation time, signal name, expected values, or actual value, messages will be printed in the Simulator Control Panel window. Or, you can view the messages in the LOG file by choosing View ⇒ Simulator Log.
- 7. Choose **File** \Rightarrow **Exit** to exit the Report Viewer.
- Choose File ⇒ Exit to exit the Waveform Viewer.
- 9. Choose File \Rightarrow Exit to exit the Simulator Control Panel.





Task 12 Compile your Design

Now you can fit your design to the target device using the Compile Design process. For ispLSI designs, you can set options that control the compiler processes of your design, including global design control properties and a User Electronic Signature in the Compiler Properties dialog box.

To compile your design:

- 1. In the Sources window, select ispLSI1016E-125LJ44 as the target device.
- 2. Before running the Compiler, double-click Constraint Manager in the Processes window to open the Constraint Manager window. Notice that there are no constraints assigned.
- Choose File ⇒ Exit ispEXPERT Compiler Constraint Manager to exit the Constraint Manager.
- 4. In the Processes window, select the Compile Design process. Click the **Properties** button at the bottom of the Project Navigator. The Compiler Properties dialog box appears. In this tutorial project, we do not need to set any options. Click **OK** to exit the Compiler Properties dialog box.
- Double-click the Compile Design process from the Project Navigator. The ispDesignExpert Process dialog box opens to show the progress.
- When the Compiler is finished running, ispDesignExpert updates the Processes window with green check marks.







Compile Your Design (continued)

- 7. When the process is finished, double click the Compiler Report process in the Processes window or click the View button at the bottom of the Project Navigator to display the Compiler Report (.rpt) in the Report Viewer. If there is any syntax error in the compilation procedure, the software displays errors in the report and an error indication (red X) appears beside the Compile Design process in the Processes window.
- 8. Close the Report Viewer.

Report Viewer - [4bcount.rpt] File Edit View Options Wir	ndow <u>H</u> elp		
ispEXPERT Compiler Release	2 7.2.46.3, Nov 16 1	1999 06:05:18	
Design Parameters			
EFFORT:	MEDIUM (2)		
IGNORE_FIXED_PIN:	OFF		
MAX_GLB_IN:	16		
MAX_GLB_OUT: OS_VERSION:	4 Windows NT 4.	0	
PARAM FILE:	4bcount		7
PIN_FILE:	4bcount.xpn		-
STRATEGY:	DELAY		· · · · ·
TIMING_ANALYZER: USE GLOBAL RESET:	OFF ON		
XOR:	OFF		
	011		
Design Specification			
Design:	4bcount		
Part:	ispLSI1016E-:	L25L-T44	
		_	
		<u> </u>	
Ln1Col1 417 RO	Rec Off No Wrap DOS	INS	

Task 13 About Auto-Make

The ispDesignExpert Automake feature knows which processing steps are up-to-date and which must be rerun when you double-click on a process or resulting file.

Note: Choose **Options** \Rightarrow **Environment** to open the Environment Options dialog box and make sure that the Auto-Make feature is selected.

To see a demonstration of Auto-Make:

- Select the schematic top.sch in the Sources window. Notice in the Processes window that there is a green check mark to the left of the Compile Schematic process. This indicates that the process has already run successfully.
- 2. Double-click the Compile Schematic process. The message bar at the bottom of the Project Navigator displays:

Process "Compile Schematic" is up to date.

The Auto-Make feature tells ispDesignExpert that it does not have to run this process again because the file is up to date.

ispDesignExpert Project Navigator - Eile View Source Process Options Image: Strategy: Normal	ID:\ISPTOOLS\ISPSYS\EXAMP Window Iools Help Image: State	
Sources in Project: Sources in Project: Sourcest Sour	Processes for Current Source: Hierarchy Browser Compile Schematic Verilog Test Fixture Declarations VHDL Test Bench Template Reduce Schematic Logic Reduced Equations	-1
Double-click to open the selected source.	Double-click the item in the list or select the "View" to view the report.	
New Open	Start. View Properties Log	



Task 14 Run Timing Analysis and View Timing Reports

The Timing Analyzer allows you to evaluate the performance of the ispLSI design after successful compilation. The analyzer traces all the signal paths and their delays, determines critical (timing) paths, and evaluates the maximum frequency of the design and setup/hold requirements.

After running Timing Analysis, you can view the timing reports in ispEXPERT Timing Explorer. The Timing Explorer provides an interactive method for viewing and querying timing information for the design. Information is calculated in response to your query. Only the data you requested displays.

To run timing analysis and view timing reports.

- 1. In the Project Navigator, select the target device (ispLSI1016E-125LJ-44).
- 2. In the Processes window, double-click the Timing Analysis process.
- When this process is completed, double-click the Timing Explorer process or select Tools ⇒ Timing Explorer from the Project Navigator.



Run Timing Analysis and View Timing Reports (continued)

4. The ispEXPERT Timing Explorer appears.

The Timing Explorer consists of Signal Navigator and several tables. The Signal Navigator lists design signals in a tree format and groups them into four categories—Inputs, Outputs, Bidirectional, and Registers. You can traverse the design in fan-in or fan-out mode (click the right mouse button to select the mode). You can expand the signal tree until the selected signal is a boundary signal or starts a loop.

Available graphical tables include a Timing Matrix table, Clock Frequency table, Setup and Hold table, Tco table, and Tpd table. You can either tile or cascade these tables for easier access. Once the tables have been created, you can move between tables or redisplay a closed table using the View menu or the Timing Matrix Table, Frequency Table, Setup and Hold Table, Tco Path Table, and Tpd Table icons from the toolbar of the Timing Viewer.

Note: You can also view the Frequency table, Setup and Hold table, Tco Path table, or Tpd table in text format by choosing the Maximum Frequency Report, Setup/Hold Report, Tpd Report, or the Tco Report process from the Project Navigator. The relevant report will be opened in the Report Viewer.

5. Choose File ⇒ Exit ispEXPERT Timing Explorer to exit the Timing Explorer.



Task 15 Run Physical Viewer

The Physical Viewer is a tool for graphically viewing the implementation details for a compiler project. It shows how the design logic is implemented in the device using the GLB, IOC, and Dedicated/Control Input logic resources. It also shows how data is propagated between the logic resources by displaying point-to-point routing information at the GLB level.

You can control what information is displayed and how it is displayed by selecting view modes and by selecting GLB, GLB output pin, IOC, or Dedicated/ Control Input pin for which you wish to see information.

To run the Physical Viewer:

 In the Project Navigator, with the target device selected, double-click the Physical Viewer process or select **Tools** ⇒ **Physical Viewer**.

	D:\ISPTOOLS\ISPSYS\EXAM
Strategy: Normal	
Sources in Project:	Processes for Current Source:
-bit counter	Compile Design
ispec.txt	🥖 🚊 JEDEC File
ispLSI1016E-125LJ44	🖉 📋 Compiler Report
🖆 top.abv	🖌 🖸 Timing Analysis
🔮 top (top.sch)	Timing Explorer
🖹 compare (compare.abl)	Maximum Frequency Report
🗈 counter (counter.abl)	Setup/Hold Report
	🖹 Tpd Report
	🗋 Tco Report
	Physical Viewer
	KISP Daisy Chain Download
Double-click to choose a different device.	Double-click the item in the list or select the "View" to view the report.
New Open	Start View Properties Log
Ready	

Run Physical Viewer (continued)

2. When the Physical Viewer displays, the Design Navigator window is on the left side of the screen and the Connectivity window on the right side of the screen. The design implementation reflects the current compiled project.

You can expand the design tree in the Design Navigator window to get information on the design and device logic resource usage.

In the Connectivity window, the block diagram is displayed to show how the design logic is implemented in the device and how data is propagated across GLBs, IOCs, and Dedicated/ Control Inputs. You can select the GLBs, IOCs, and Dedicated/Control Inputs pin and the mode of display to control the information in the Connectivity window.

3. Close the Physical Viewer by selecting **File** \Rightarrow **ispEXPERT Physical Viewer**.



Task 16 Perform Timing Simulation

Timing simulation confirms that your design is compatible with the timing and propagation delays that exist in a specific device.

To perform timing simulation:

- Select the test vector (top.abv) from the Sources window of the Project Navigator.
 Double click the associated Timing Simulation process or click the Start button at the bottom of the Project Navigator to launch the Simulator Control Panel.
- When the Simulator Control Panel window opens, click the Run icon from the toolbar or choose Simulate ⇒ Run to start the simulation.
- 3. When the simulation ends, you can view the simulation results in the Waveform Viewer.

Note: Keep the **View** \Rightarrow **Show Waveforms** menu item checked so that the Waveform Viewer will automatically open with the waveforms of the simulated signals.

- 4. Choose File \Rightarrow Exit to close the Waveform Viewer.
- Choose File ⇒ Exit to close the Simulator Control Panel.



	Simulator Control Panel - TOP File Signals Simulate Yiew Tools H ■ ■ + • • ○ ↔ ⊙• Step Interval	
	Simulator. Version 1.1 Copyright (c) 1998-1999 by Latt Initializing mapping data. Initializing mapping data succe ticksize 100 ps	esfully.
	stepsize 100000 ps mode max	Waveform Viewer - TOP File Edit View Object Tools Options Jump Help
	mode transport Loading netlist Loading netlist successfully.	2,310.0 ns 0 1,000 2,000
	run 2,200.0 ns Operation RUN ends.	
2-3		RST
2-3	1	END3
		END2
		END1
		ENDO
		оитз
	For Help, press F1	Time = 0.0 ns

Congratulations!

You have completed the ispLSI Basics tutorial. In this tutorial you have learned:

- how to create a project directory.
- how to create a new project.
- how to select a device.
- how to create and import a design document file.
- how to import source files into a project.
- the introduction about the Project Navigator interface.
- how to examine the process flows.
- how to edit a project source.
- how to view the design hierarchy.
- how to process a module.
- how to run functional simulation.
- how to compile the design.
- the Auto-Make feature.
- how to run timing analysis and view timing reports.
- how to run Physical Viewer.
- how to perform timing simulation.

Tutorial 2 ispDesignExpert MACH Design Basics

This tutorial provides an overview of the features and operation of ispDesignExpert for MACH designs, focusing on the Project Navigator to complete a programmable device design.

Follow the steps in this tutorial to implement a design called ddbasics using a mixture of schematics and ABEL-HDL.

Learning Objectives

When you are finished with this tutorial, you should have a basic understanding of the steps and tools necessary to complete a Lattice programmable MACH design using ispDesignExpert.

Time to Complete This Tutorial

On average, the time to complete this tutorial is about 30 minutes.



Task 1 Open a Project

After starting the Project Navigator, you are ready to open the tutorial project file.

To open a project:

- 1. Choose File \Rightarrow Open Example to open the Open Project dialog.
- 2. In the dialog, change directories to Mach_pal\tutorial\tutor1.
- 3. Select the ddbasics.syn file and then click **Open**.

The ispDesignExpert Basics project opens in the Project Navigator. A project contains all the source files for the design, such as behavioral and schematic logic descriptions, test fixtures, test benches, test vectors, waveforms, device type, and design documentation.


Task 2About the Project Navigator Interface

The Project Navigator has two primary interface elements: the *Sources* window and the *Processes* window.

The Sources window (1) shows all the design files associated with a project, listed in their logical, hierarchical order. Each source in the list is identified with an icon.

The Processes window (2) shows all the processing tasks that apply to a selected source in the Sources window. Typical programmable device processing task includes netlisting, compiling, logic reduction, logic synthesis, fitting, and simulation model building.

Buttons at the bottom of the Project Navigator (3) provide quick command access to key functions.

Also, there are two message areas (4) located above and below these buttons.

Sources in Project:	Processes for Current Source:
 DesignDirect Basics ispLSI5384V-125LB388 alarmclk.abv alarmclk (alarmclk.sch) alrmstor (alrmstor.sch) stor (stor.sch) comptime (comptime.abl) dsplymux (dsplymux.sch) timestor (timestor.abl) 	 Update All Schematic Files Merged EDIF Netlist Constraint Manager Compile Design JEDEC File Compiler Report Timing Analysis Timing Explorer Maximum Frequency Report Setup/Hold Report Tpd Report Tco Report Tco Report Xeport Setup/Hold School Setup/Hold School
Double-click to choose a different device.	Double-click the item in the list or select the "Start" button to start the process. Select the "Properties" button to start the property editor.
New Open	Start View Properties Log
	ame
Save the current project with a new n	

Task 3 Examine the Process Flows

The Project Navigator is context sensitive—that is, it automatically adjusts the processes for you depending on what you want to do.

First, processing for a given file changes depending on the target device. This is called the *project-level* flow. For instance, a design targeted for a CPLD device is processed differently than a design targeted for a PAL device.

Second, the process flow changes depending on what kind of source file is highlighted in the Sources window. This is called the *source-level* flow. For example, if you select a schematic source (.sch), several processes appear in the Processes window. But if you select an ABEL test vector file (.abv), only the processes necessary for that source (functional simulation) are shown.

Examine the process flows:

- 1. To see the process-level flow, select the Device icon in the Sources window. The processes for the project appear in the Processes window.
- 2. To see a source-level flow, select a source. The processes for the selected source appear in the Processes window.

Continue to select different sources and notice the processes change in the Processes window.



Task 4Select a Device

Below the Project Notebook is the device icon that identifies the target device for the project. The Project Navigator lets you target a design to a specific Lattice device at any time during the design process.

To view the list of available devices and to change the target device:

- 1. In the Sources window, double-click the **Device** to open the Device Selector dialog. The dialog shows the available device families and the devices in the selected family.
- In the Device Selector dialog, select the MACH 4 device family.
- 3. Select the M4-32/32 device.
- 4. Accept the default settings and then click **OK**.
- 5. Click **Yes** to confirm that you wish to change device families.

Notice that the process options changed after selecting the MACH device.

When you change device families, the ispDesignExpert design environment reconfigures to facilitate designing with the selected device.



Task 5 Create and Import a Design Documentation File

The Project Notebook works much like an engineering notebook. You can give it any name to describe your project. In addition, you can include files created by Windows applications other than ispDesignExpert. For instance, you might want to include a project schedule, a specification document, or a timing diagram.

To create a text document and import it into the Project Notebook:

- 1. Choose **Source** \Rightarrow **New**.
- 2. In the New Source dialog, select **User Document**, and then click **OK**.
- 3. In the New File dialog, type **spec** in the File Name field. Then click **OK**.
- 4. In the Text Editor, type This is a sample text document.
- 5. Choose File \Rightarrow Save.

ispDesignExpert automatically adds the file to the Sources window, under the Project Notebook, as part of the **ispDesignExpert Basics** project.

6. Choose File \Rightarrow Exit.

Note: You can add logic source files (for example, schematics and ABEL-HDL files) in the same way, although they appear in a different place in the Sources window. The Project Notebook area is for non-design source files.







Task 6 Edit a Project Source

You can edit project source files by double clicking the desired source in the Sources window. ispDesignExpert opens the appropriate editor with that source ready for editing.

In this step you will see how to open the Schematic Editor from a schematic source.

To edit a schematic source file:

1. Double-click the top-level schematic **alarmclk** (alarmclk.sch) in the Sources window. The Schematic Editor opens on the schematic.

When you double-click any source, ispDesignExpert automatically opens the application associated with that source file.

- 2. On the **View** menu, make sure that there is a check mark beside the **Main Toolbar** and **Drawing Toolbar** commands. (Click the command to toggle the check mark.)
- Choose File ⇒ Exit to exit the Schematic Editor.

Note: You can also open a ispDesignExpert application from the Project Navigator Window menu.





Task 7View the Design Hierarchy

You can view the hierarchy of a top-level schematic and lower-level sources using the Hierarchy Navigator. With the Hierarchy Navigator you can traverse a design and access a number of powerful database features, such as pushing into blocks to see the source they refer to, accessing connectivity information, and querying nets.

Note: The Hierarchy Navigator is for viewing a design, not editing. For editing source files, use the Schematic Editor or Text Editor.

To view the design hierarchy using the Hierarchy Navigator.

- Select the top-level schematic alarmclk in the Sources window and double-click Navigate Hierarchy in the Processes window. The schematic opens in the Hierarchy Navigator.
- 2. Click **Push/Pop** (**11**) on the toolbar. The cursor changes to cross hairs.

The **Push/Pop** command lets you "Push" down into a lower, more-detailed, level in the hierarchy or "Pop" up to a higher, less-detailed, level in the hierarchy.

3. Click *inside* the **ALRMSTOR** block symbol (upper-left) to push down into the block. The Hierarchy Navigator displays the contents for this block, which is another schematic. (You may need to use the **Zoom** command.)



View the Design Hierarchy (continued)

- 4. Now click *inside* the **STOR** block symbol to see another level of the hierarchy. Try to click on another symbol. Nothing happens; there is no more hierarchy in this schematic.
- 5. Next "pop" back up to the top level of the design by clicking *outside* any symbol, in the white space. The Hierarchy Navigator "pops" you up to the second level. Repeat this step again to return to the top level schematic.
- Now, push into an ABEL-HDL block. Click inside the TIMESTOR block symbol (lower-left). ispDesignExpert opens the Text Editor and displays the ABEL-HDL source for this block.
- 7. Choose **File** \Rightarrow **Exit** to close the Text Editor.
- 8. Choose File \Rightarrow Exit to close the Hierarchy Navigator.





Task 8 Process a Module

ispDesignExpert allows you to think *less* about the tools and steps involved in getting to a result and *more* about the desired result. For example, if you want to view a report, you don't want to have to figure out which processes should be run to generate the report. ispDesignExpert determines what steps are involved and runs them automatically if required. Because you *intuitively* know what results you want, ispDesignExpert's results-oriented processing greatly simplifies learning new architectures because it minimizes the impact of having to learn new tools and procedures.

To process the counter module:

 In the Project Navigator Sources window, select the schematic dsplymux. Notice that there is one process for this schematic (Compile Schematic) that generates one report file (Compiled Equations).

While you can run each process separately, it's faster and easier to tell ispDesignExpert what end result you want, and let ispDesignExpert determine which steps should be run in what order.

 In the Processes window, double-click Compiled Equations. ispDesignExpert compiles the schematic into ABEL-HDL equations and displays the results in the Report Viewer.

The Processes window displays the status of each process as it runs.

3. Close the Report Viewer.





Process a Module (continued)

4. Look at the Processes window. Note the processing-status icon that has appeared to the left of the processes, including the prerequisite processes that ispDesignExpert ran automatically.

ispDesignExpert tells you the current status of any process using icons next to the process name. Status icons and their meanings are listed below.

lcon	Meaning
•	The process completed successfully and is up-to-date.
Å	The process completed successfully, but warnings or messages were generated; these can be read in the Report Viewer.
x	The process did not complete, because errors occurred. Errors must be corrected to go forward.

The Processes window is constantly updated. If you edit a source file, the green check marks disappear for processes that were previously run.



Task 9 Run Equation Simulation

Equation simulation uses design test vectors to simulate the design logic or equations, independent of any device. The more comprehensive and detailed your test vectors are, the more useful your simulation results will be.

The simulator applies the inputs from the test vectors to the simulated circuit and compares the simulated output with the output specified in the test vectors. If there is any difference, an error is indicated.

Equation simulation tests your design without using device-specific information. Therefore, Equation simulation can be conducted before you select a device. Equation Simulation, however, only tests the equations in your design as specified by test stimulus (ABEL-HDL test vectors).

To behaviorally simulate your design:

- 1. In the Sources window, double-click alarmclk.abv to open the test vector file in the Text Editor.
- 2. Scroll the window and view the Test Vector file.
- 3. Close the file and exit the Text Editor.
- In the Processes window, double-click Equation Simulation Waveform to open the Waveform Viewer. The viewer will be empty until you add waveforms to it.

You can use the Waveform Viewer to view the output of a logic simulation. The state of any net on a schematic can be viewed as a time line trace, similar to what you would observe when using a logic analyzer. Traces may display individual signals or buses. 5. Choose **File** \Rightarrow **Exit** to exit the Waveform Viewer.





Task 10Fit the Design

After you have targeted a specific device, you can "fit" your design. The Fitter is a program that maps designs into a targeted device. This process may include assigning pins and nodes, logic synthesis, and complex device routing.

To fit your design:

- 1. In the Sources window, select the target device (M4-32/32) if it is not already selected.
- 2. Before running the Fitter, double-click **Constraint Editor** in the Processes window to open the dialog. Notice that there are no constraints assigned.
- 3. Choose **File** \Rightarrow **Exit** to exit the Constraint Editor.
- 4. In the Processes window, double-click **Fit Design**. The ispDesignExpert Process dialog opens to show the progress.
- When the Fitter is finished running, ispDesignExpert updates the Processes window with check marks.
- 6. In the Processes window, double-click **Post-Fit Pinouts**. This dialog shows you the location assignments made by the Fitter.
- Choose File ⇒ Exit to exit the Post-Fit Pinouts dialog.



Task 11 About Auto-Make

The ispDesignExpert Auto-Make feature knows which processing steps are up-to-date and which must be rerun when you double-click on a process or resulting file.

Note: Choose **Options** \Rightarrow **Environment** to open the Environment Options dialog and make sure that the Auto-Make feature is selected.

To see a demonstration of Auto-Make:

- 1. Select the schematic alarmclk.sch in the Sources window. Notice in the Processes window that there is a green check mark to the left of **Compile Schematic**. This indicates that the process has already run successfully.
- 2. Double-click **Compile Schematic**. The message bar at the bottom of the Project Navigator displays:

Process "Compile Schematic" is up to date.

The Auto-Make feature tells ispDesignExpert that it does not have to run this process again because the file is up to date.





Task 12 Run Timing Analysis

The Performance Analyst is a static timing analysis tool that enables you to quickly determine the performance of your design after it has been optimized and implemented by the Fitter.

Worst case signal delays are reported in a graphical spreadsheet format that you can filter to verify the speed of critical paths and identify performance bottlenecks.

To run timing analysis:

- 1. In the Sources window, select the target device.
- 2. In the Processes window, double-click **Timing Analysis** to open the Performance Analyst.

Under Analysis, there are six types of analysis you can perform using the Performance Analyst. Notice the Source and Destination report format on the right.

- 3. Under Analysis, select **tco** and notice the change in the Source and Destination format.
- 4. Under Analysis, click **Run** and see the timing report to the right.
- 5. You can double-click any number in the report to see how the Performance Analyst generated these numbers.
- Choose File ⇒ Exit to exit the Performance Analyst.







Task 13 Backannotate Pin Location Assignments

You can backannotate assignments from the Fitter output using the Backannotation tab on the Constraints Options dialog. This feature lets you retain the assignments made by the Fitter so they can be used in the future.

You can only backannotate project assignments after the "Fit Design" process has been successfully completed.

To backannotate pin location assignments.

- In the Project Navigator, choose Tools ⇒ Backannotate Project Assignments to open the Constraints Options dialog.
- 2. On the Backannotation tab, select **Pin Assignments**, and then click **Apply**.
- 3. A warning message appears asking if you want to continue. Click **Yes**.
- 4. Click **Close** to close the dialog.

Notice that several process had their green check marks removed. This indicates that the previous fitter results are no longer valid because you have assigned pin location constraints.

5. Double-click **Constraint Editor**. Notice that there are now pin location constraints assigned.

Note: If you wanted to edit certain constraints, you would use this editor (for example, **Edit** \Rightarrow **Location Assignment**).

6. Double-click **Fit Design** to fit the design with these new constraints.



Congratulations!

You have completed the ispDesignExpert Basics tutorial. In this tutorial you have learned:

- how to open a ispDesignExpert project.
- the different elements of the Project Navigator user interface.
- that there are *project* and *source-level* process flows, and how to switch between them using the Project Navigator interface.
- how to create and import source file into a project.
- how to edit sources by double clicking the source file in the Project Navigator.
- how to use the Hierarchy Navigator to view a design.
- how to process a design.
- how to run Equation Simulation and open the Waveform Viewer to analyze the results.
- how to select a target device and choose operating options.
- how to use the Location Assignments dialog to assign pins, and then save the information to the constraints file.
- how to place and route a design using the Fitter.
- how the Auto-Make feature eliminates unnecessary processing of already-completed steps.
- how to run static timing analysis on a design, and evaluate the results graphically.
- how to backannotate pin location assignments.

Part II: Design Entry with ispDesignExpert

Tutorial 3 Schematic and ABEL-HDL Design Entry

This tutorial leads you through the design of a counter circuit targeted to a CPLD device (in this tutorial, a MACH device). The design consists of a top-level schematic and two lower-level ABEL-HDL modules. A top-down, bottom-up design methodology is used.

Prerequisites

Before attempting this tutorial, you should complete Tutorial 1, *ispLSI Design Basics* or Tutorial 2, *MACH Design Basics*.

Learning Objectives

When you are finished with the tutorial, you should be able to:

- n Add various schematic elements to create a toplevel schematic source
- n Check the schematic for errors
- n Use the Text Editor to create a new ABEL-HDL source
- n Import an ABEL-HDL source into the project
- n Use the Hierarchy Browser to navigate through the design and try "debug" methods

Time to Complete This Tutorial

On average, it should take you approximately 90 minutes to complete this tutorial.



Lesson 1 – Setting Up the Project

In Lesson 1 you will get ready to start the tutorial project.

Tasks covered in this lesson are:

- n Task 1: Create a Project Directory
- n Task 2: Create a New Project
- n **Task 3**: Copy Schematic Symbols to the Project Directory

Library Manager - [C:\ispTOOLS\ispsys\examples\MACH_PAL\tutorial\Tutor File Edit View Iools Window Help Compare counter YS\EXAMPLES\MACH_PAL\TUT COMPARE
counter
YSVEXAMPLESVMACH_PALVTUT
a2,a1,a0
Current Source:
vailable) p2,b1,b0
available for the project notebook. Select another
available for the project hotebook. Select another
operites Log

Task 1Create a Project Directory

Before you start this tutorial, you need to create a project directory for all of your tutorial design files.

To create a project directory:

- 1. Start Windows Explorer, or similar tool.
- 2. Go to the
 \ispTOOLS\ispsys\examples\MACH_pal\
 tutorial\Tutor2 directory.
- 3. In Explorer, create the directory **4bCount**.



Task 2 Create a New Project

ispDesignExpert employs the concept of a project. A project is a design. Each project has its own directory in which all source files, intermediate data files, and resulting files are stored.

The first step to start a project is to create a project directory. Then, you need to name the project (.syn) file, which the Project Navigator uses later to reload the project.

To create a new project.

- 1. Start ispDesignExpert if it is not already running.
- 2. In the Project Navigator, choose $File \Rightarrow New$ **Project** to open the Create New Project dialog.
- 3. Go to the new 4bCount directory.
- 4. The default project name is Untitled.syn. The project name can be up to 8 characters long, spaces are not allowed. For this tutorial, name the project file counter.syn.
- 5. Click **Save**. The untitled generic project appears in the Sources window of the Project Navigator.
- In the Sources window, double-click the title of the project (Untitled) to open the Project Properties dialog.
- 7. Type the name **4-bit counter** for the title of your project.
- 8. Click **OK**. The new project title appears in the Sources window.
- 9. in the Sources window, double-click the device to open the Device Selector dialog. Select the

MACH 4 device family. Accept the default settings and click **OK**.



	Sources in Project	Processes for Current Source:
┣	MA-32/32-7 JC	(No Processes Aveiable)
	Select the "New" button to add source or "Inport," in the Source menu to add from an easing design	No processes are evaluable for the project notebook. Select another item in the Source kit to get processes Star Youry Properties (Depa

Task 3 Copy Schematic Symbols to the Project Directory

A schematic is composed of symbols, wires, I/O markers, graphics, and text. Symbols are graphic representations of components. The term "symbol" usually refers to an electrical symbol, such as a gate or a sub-circuit. You can draw graphic-only symbols (such as title blocks) with the Symbol Editor, but these have no electrical meaning.

Symbols are the most basic elements of a schematic. Symbols represent primitive design elements, whether those elements are individual transistors, complete gates, or a complex IC. A symbol can also be the hierarchical representation of a sub-circuit (a "Block" symbol).

In this Step you will copy two symbol files to your project directory so you can use these pre-made symbols in your design.

To copy schematic symbols to the project directory.

- 1. In the Project Navigator, choose **Window** \Rightarrow **Library Manager**.
- 2. In the Library Manager, choose File \Rightarrow Open Folder to open the dialog.
- 3. Go to the \ispTOOLS\ispsys\examples\Mach_pal\ tutorial\Tutor2 directory.
- 4. Click **OK** to open the library in the Library Manager.
- 5. Select the two symbols (**compare** and **counter**).
- In the Library Manager, choose Edit ⇒ Copy Symbol to open the Copy Symbols dialog.



		:\ispTOOLS\ispsys\examples\MACH_PAL\tutoria \Tutor2] ols Window Help	
5	⊅ compare ⊅ counter	Multiple Selection	
•			
	For Help, press F1	CAP	

Copy Schematic Symbols to the Project Directory (continued)

- 7. Click **Folders**, go to the **4bCount** folder, and then click **OK**.
- 8. Click **OK** to close the dialog.
- 9. Exit the Library Manager.



Lesson 2 – Creating a Top-Level Schematic Source

In Lesson 2, you will begin creating a top-level schematic source for the project.

Steps covered in this lesson are:

- n Task 4: Add a New Schematic to the Project
- n Task 5: Resize the Schematic Sheet
- n **Task 6**: Place Two Block Symbols from the Local Symbol Library
- n **Task 7**: Place a Symbol from the REGS Generic Symbol Library
- n **Task 8**: Place Three Symbols from the IOPAD Generic Symbol Library
- n Task 9: Add Wires to Connect the Symbols
- n **Task 10**: Add Wires to Connect the Symbols (con't)
- n **Task 11**: Duplicate the Input Pad and Wire Stub
- n Task 12: Name the Buses
- n Task 13: Add Bus Taps with Signal Names
- n Task 14: Add Input Net Names
- n Task 15: Add Data Input Net Names
- n **Task 16**: Create Iterated Instances of the Flip-Flop
- n Task 17: Add Input Markers

When you are finished with this lesson, the schematic should look like the one on the right.



Task 4Add a New Schematic to the Project

Designing top-down, we'll first create the top-level source for the project. It can be any type of source. Because this design is ABEL-HDL-based, you can use either an ABEL-HDL or schematic source at the top level. For this tutorial we'll use a schematic.

To add a new schematic source to the project.

- 1. In the Project Navigator, choose **Source** \Rightarrow **New** to open the New Source dialog.
- 2. Select **Schematic**, and then click **OK**. The Schematic Editor opens and prompts you to enter a file name for the schematic.
- 3. Type the name **top**, and then click **OK**. The Schematic Editor names the current schematic sheet as *top*, and the software imports the schematic into the Project Navigator as a new source file.



Task 5Resize the Schematic Sheet

You can resize a schematic sheet using the **Resize** command. The **Resize** command takes effect immediately and is applied to the sheet selected in the Sheets dialog, not the active sheet or the sheet currently being worked on.

To resize the schematic sheet.

- Choose File ⇒ Sheets to open the Sheets dialog. Because there is only one sheet in the schematic, you cannot select another sheet.
- 2. Click **Resize** to open the Resize Sheets dialog. The current size of the selected sheet is highlighted. Other available sheet size choices are listed.
- 3. Select **B**, and then click **OK** to close the Resize Sheet dialog.
- 4. Click **Open**. The software resizes the sheet in the Schematic Editor.





Task 6Place Two Block Symbols from the Local Symbol Library

The first step in this top-down design is to create block symbols to represent lower-level modules in the design. Later, you will design the I/O ports of the lower-level ABEL-HDL sources to match the names of the pins on the corresponding block symbols.

To place the block symbols in the schematic:

- Choose Add ⇒ Symbol to open the Symbol Libraries dialog.
- 2. Under Library, select **Local**. This is the library in the project folder you created and copied two block symbols into at the beginning of this tutorial in Task 3.
- 3. Under Symbol, select **compare**. The symbol is attached to the cursor.
- 4. Move the cursor to the upper middle of the schematic and click to place the symbol.
- 5. Right-click to remove the symbol from the cursor.
- 6. Select the **counter** symbol.
- 7. Move the cursor to the middle of the schematic and click to place the symbol.
- 8. Again, right-click to remove the symbol from the cursor.
- 9. Leave the dialog open. You will continue to use it in the next step.

Note: It is not critical that your schematic look "exactly" like the example. Yours may look different depending on several unimportant factors that do not affect the proper use of this tutorial.





Task 7Place a Symbol from the REGS Generic Symbol Library

The target device selected for the project determines which symbol libraries are available.

If you use symbols from the Generic Symbol Library, you can migrate designs to different devices without having to redraw the schematic.

To place a symbol from the REGS generic symbol library:

Note: You can use the Drawing Toolbar to add symbols and other schematic drawing functions. To display the Drawing Toolbar, choose $View \Rightarrow$ **Drawing Toolbar**.

- 1. In the Symbol Libraries dialog, under Library, select GENERIC\REGS.LIB.
- 2. Under Symbol, select G_DC.
- 3. Place the symbol so the **G_DC** symbol's output is aligned with the **b** input pin on the Compare block symbol. (Ignore the title block in the schematic.)
- Choose View ⇒ Zoom In and drag an area to zoom in to a view similar to the one on the right.







Task 8Place Symbols from the IOPAD Generic Symbol Library

In this step you will continue adding symbols to the schematic. However, you will use the IOPADS generic symbol library.

Tip: You can turn grid display off by choosing **Options** \Rightarrow **Preferences**.

Add a clock buffer symbol:

- 1. In the Symbol Libraries dialog, under Library, select GENERIC\IOPADS.LIB.
- 2. Under Symbol, select g_clkbuf.
- 3. Place the symbol so that the output is aligned with the **clk** input pin on the **g_dc** symbol.

Note: The spacing of symbols in the schematic is very important. If symbols are placed too close together, you will not be able to add wires, bus taps, etc. between the symbols. In the following step, make sure the horizontal distance between the **g_clkbuf** symbol and **g_dc** symbol is equal to **at least the width of the g_clkbuf symbol** (see the picture to the right).

Add two input buffer symbols:

- 4. Under Symbol, select g_input
- 5. Click once to place an instance. (Try to align symbols vertically as shown in the picture.)
- 6. Click once again to place an instance.

Note: The **Add Symbol** command will be canceled when you select the next command in the next section.



Task 9Add Wires to Connect the Symbols

The next step is adding wires and buses to interconnect the symbols. You draw wires and buses the same way; the Schematic Editor knows if a wire is a bus or a single net by the wire's name. In this task, you will draw all of the wires. Later, you will add names to the wires.

Connect the flip-flop output to the Compare symbol:

- 1. Choose **Add** \Rightarrow **Wire**.
- 2. Click the Q output of the flip-flop
- 3. Drag the wire across to the **b** input of **Compare**.
- 4. Click on the **b** pin to end the wire segment.



Task 10 Add Wires to Connect the Symbols

In the continuation of this step, you will add three wires to the flip-flop. Also, you will add wire stubs to the buffers

The length of the horizontal and vertical segments of the D input wire (Step 5) is important. The wire segments must be long enough so that you will have room to add a bus name to the horizontal wire segment and add bus taps between the vertical wire segment and input buffers.

Add a wire from D input.

- Click the **D** input. Move the cursor to the left to create a horizontal segment with a length equal to about half the horizontal distance between the input buffer and flip-flop. Click once to end the segment.
- 2. Move the cursor up until the vertical height of the wire is about equal to 3 times the height of the flip-flop.
- 3. Double-click to end the wire.
- 4. Add a wire from the **C input** to the **input buffer**.
- 5. Add wire from the **clock input** to the **clock buffer**.
- 6. Add wire stubs (short wires) to the **input buffers** and the **clock buffer**. (Double-click to end a wire in space, or use the right mouse button to cancel the command.)





4-5



Task 11 Duplicate the Input Pad and Wire Stub

This step shows you how to use the **Duplicate** command to quickly add the rest of the input pads.

The **Duplicate** command lets you copy one or more elements, then place them at different locations within the same symbol or schematic. You can place the duplicated item as many times as you want until you select another command. **Duplicate** differs from the **Copy / Paste** command sequence only in that it does not change the contents of the clipboard.

To duplicate the input buffer.

- 1. Choose Edit \Rightarrow Duplicate.
- 2. Hold down the mouse button and **drag a region** around the input buffer and wire stub.
- 3. Click to place the duplicated buffer and wires until there are 4, as shown in the drawing on the right.
- 4. Right-click to cancel the command.





Task 12 Name the Buses

Any single- or multi-wire connection between pins is called a network, or net. A bus is a combination of two or more signals into a single wire. Buses are a convenient way to group related signals. This grouping can produce a less cluttered, functionally clearer drawing and clarify the connection between the main circuit and a Block symbol.

There are two types of buses: *ordered* and *unordered*. An ordered bus has a compound name consisting of the names of the signals that comprise the bus. Any signals can be combined into an ordered bus, whether or not they are related.

A net becomes an ordered bus when it is given a *compound name*. You form a compound name by adding a sequence of numbers to the name. The sequence is specified as a starting number, an ending number, and an optional increment (default = 1). The numbers are positive integers, and are delimited by commas (,), dashes (-), or colons (:). The sequence is enclosed in brackets [], parentheses (), or curly braces { }.

To name the buses:

- 1. Choose Add \Rightarrow Net Name.
- In the status area at the bottom of the Schematic Editor, type the name of the bus: b[3:0], and then press Enter. The name attaches to the cursor.
- 3. Click the wire between the flip-flop and the compare symbol to place the name on the wire. Also, when a wire is named as a bus, its shape thickens to indicate it is a bus.

- 4. Now name another bus. In the status area, type the name: **e[3:0]**, and then press **Enter**.
- 5. Click the horizontal segment of the wire connected to the flip-flop input.

Note: Names should be placed on wires, not pins.



Task 13 Add Bus Taps with Signal Names

Signals enter and exit a bus at points called bus taps. A bus tap can be added to any existing bus, net, or wire. If a net or wire is not already a bus, adding the tap automatically promotes it to a bus.

You can add bus taps only on vertical or horizontal sections of a bus. Tap connections are shown with two diagonal lines, rather than a solder dot.

There are several ways to add bus taps. The following procedure shows you how to create a tap, the connecting wire, and the net name in one simple step using the **Net Name** command.

To add bus taps with signal names:

- 1. Choose Add \Rightarrow Net Name.
- 2. Click the bus labeled **e[3:0]**. The cursor picks up the name of the bus.
- 3. Right-click once to split the bus name into its individual signal names.

The signal name **e[3]** is attached to the cursor.

4. In one action, click the pin of the top input pad, drag a wire to the bus, and then release the mouse button.

The software adds a bus tap, wire, and signal label. Notice that the signal name decrements.

5. Add the remaining taps (in descending order) just by clicking on the pins of the buffers.



Task 14 Add Input Net Names

Every net has a name, either assigned by you or by the Schematic Editor. You can override any name assigned by the Schematic Editor by assigning one of your own using the **Add** \Rightarrow **Net Name** command.

You can name nets one at a time. A faster way is to create a compound name (in this example, a group of unique names), and then sequentially attach individual names of a compound name to different nets.

To add a compound net name:

- 1. Choose Add \Rightarrow Net Name.
- 2. In the status area, type: **clk**, **rst**, and then press **Enter**. (Don't forget the comma separating the names.)
- Notice that both names are attached to the cursor. Right-click once to separate the names. Now only **clk** is showing.
- Click the end of the input wire for clock buffer. The software adds the first name (clk) to the wire. Also notice that the next name in the list (rst) appears on the cursor.
- 5. Click the end of the rst input buffer to add the final name (**rst**) to the wire.





Task 15 Add Data Input Net Names

Another net naming feature makes it easy to deal with buses by automatically incrementing the net name as you place it. In this step, you will add net names to the end segments, and the Schematic Editor will automatically increment the name.

To add sequential net names:

- 1. Choose Add \Rightarrow Net Name.
- In the status area, type: end0+, and then press Enter. The name is attached to the cursor.

This tells the Schematic Editor to name the signal **end**, to start numbering at **0**, and to increment (+) the numbers as the names are placed.

- 3. Click on the bottom data input wire stub. The Schematic Editor places the name **end0** and automatically increments the net name.
- 4. Click on the next wire stub. Repeat until all data input wire stubs have net names.
- 5. Right-click when **end4** appears on the cursor to cancel the command.





Task 16 Create Iterated Instances of the Flip-Flop

A powerful feature in the schematic is its capability of using an iterated instance. Iterated instances allow a single symbol to represent multiple instances connected in parallel.

You can convert a single instance into an iterated instance by giving it a compound instance name of the form:

INV[3-10]

In this case, eight instances of the symbol you've named INV are created, but the symbol appears only once in the schematic.

To create iterated instances of the flip-flop.

- 1. Choose Add \Rightarrow Instance Name.
- 2. In the status area, type: **d1[3:0]**, and then press **Enter**. The name is attached to the cursor.
- 3. Click once on the flip-flop. The Schematic Editor places the label on the symbol.

The flip-flop is now really four flip-flops, with signal e[3] feeding d[3], e[2] feeding d[2], etc. The common signals are connected in parallel to the common pins (such as clk and rst).




Task 17 Add Input Markers

An I/O marker is a special indicator that identifies a net name as a device input, output, or bidirectional signal. This establishes net polarity (direction of signal flow) and indicates that the net is externally accessible.

The Schematic Editor Consistency Check

command uses I/O markers to flag any discrepancies in the polarity of marked signals and the symbol pins. Discrepancies in polarity are also flagged each time you run the Hierarchy Navigator.

To add input markers:

- 1. Choose $Add \Rightarrow I/O$ Marker to open the dialog.
- 2. Select Input.

You can add a marker by clicking at the point where the I/O marker touches the end of a horizontal or vertical wire segment or bus. However, if you have a group of nets that you want to add markers to, there is a faster way.

- 3. Select all of the input wires at once by dragging a region around them. The Schematic Editor adds markers to all the nets at once.
- 4. Close the I/O Marker dialog.

Note: To remove an I/O marker, select None.



Lesson 3 – Finishing Up the Schematic

To save time, we have completed the schematic for you.

In this lesson you will remove the schematic source you were building and import a completed source. You will learn how to automatically create a symbol for the currently loaded schematic. Also, you are shown how to check your schematic for design rule violations.

Steps covered in this lesson are:

- n Task 18: Import the completed schematic
- n Task 19: Create a Matching Symbol
- n **Task 20**: Check the Schematic for Consistency Errors



Task 18 Import the Completed Schematic

In this step, you will remove the schematic source you have been working on and import the completed schematic of the same name.

To import the completed schematic:

- 1. In the Sources window, select the **top** schematic source.
- 2. Choose **Source** \Rightarrow **Remove** to delete the source from the project.
- Choose Source ⇒ Import to open the Import Source dialog. Go to the TUTOR2 directory and select top.sch. Then click OK.
- 4. Click **Yes** to confirm file replacement.
- 5. The completed schematic is now a top-level source in the project.
- 6. Double-click the **top** source to open the schematic in the editor.



Task 19 Create a Matching Symbol

You can use the **Matching Symbol** command to create a symbol file (*.sym) for the schematic currently loaded, with the same base name. The input and output pins on the symbol have the same signal names and polarities as the I/O markers in the schematic.

The Schematic Editor creates the symbol in the same directory as the schematic. You can use the **Add Symbol** command to insert the symbol into any other schematic.

In this step, you will create a symbol for the *Top* schematic. The symbol will be saved in the Local symbol library in the project directory.

To create a matching symbol for the Top schematic:

- Choose File ⇒ Matching Symbol. The Schematic Editor automatically creates a symbol.
- 2. Choose $Add \Rightarrow Symbol$ to open the Symbol Libraries dialog.
- 3. Under Library, scroll to the top and select **(Local)**. Notice the symbol named **top**.



Task 20 Check the Schematic for Consistency Errors

The Schematic Editor continually checks for errors, such as closed loops and shorted nets, while you're drawing your schematic. You can also check your schematic for other errors such as unconnected wires or pins or an unnamed signal tapped from a bus. Errors found are shown in a "hot" list box. Clicking an error causes the cursor to jump to the offending location.

To check for consistency errors:

- 1. Choose **File** \Rightarrow **Save** to save the schematic.
- 2. Choose $DRC \Rightarrow Consistency Check$ to open the Error Report.

There should be no errors in the report.

- 3. Choose **Edit** \Rightarrow **Delete** and delete the circuitry on the right side of the schematic.
- 4. Choose **DRC** \Rightarrow **Consistency Check** again.
- 5. In the Error Report, select an error. Notice that the schematic view shifts to the location of the selected error.
- Choose File ⇒ Exit to exit the schematic. When asked if you wish to save your changes, click No.

Congratulations! You have just created and checked a top-level schematic. Now let's create an ABEL-HDL source and add it to the project.





Lesson 4 – Adding ABEL-HDL Sources to the Project

The Project Navigator now lists the schematic, *Top*, and the two block symbols referenced in the schematic, Counter and Compare. These sources have the undefined icon next to them because they do not exist yet. Remember that this is a top-down design example.

This lesson leads you through the steps necessary to add two lower-level ABEL-HDL modules to the project. One you will create from scratch. The other you will import.

Steps covered in this lesson are:

- n **Task 21**: Create a New ABEL-HDL Source File Template
- n **Task 22**: Enter the ABEL-HDL Source Description
- n **Task 23**: Import an Existing ABEL-HDL Source File



Task 21 Create a New ABEL-HDL Source File Template

There are two steps to create a new ABEL-HDL source file. First you have to create the template. Then you enter the source description. In this step, you will create a template for the compare ABEL-HDL module.

To create an ABEL-HDL template:

- In the Project Navigator Sources window, double-click compare to open the New Source dialog.
- Select ABEL-HDL Module and then click OK. The Text Editor opens, as well as the New ABEL-HDL Source dialog, prompting you for additional information about the module.
- 3. In the dialog, type the information shown at the right. The text is case sensitive. Make sure to enter the text as shown to the right. Note that the Module Name matches the corresponding block symbol name. It is not necessary that the module name and file name be the same but it makes things simpler.
- Click on **OK** to close the dialog. The ispDesignExpert Text Editor appears with an ABEL-HDL template.



Task 22 Enter the ABEL-HDL Source Description

In this step, you will complete the ABEL-HDL module by entering its description.

To describe an ABEL-HDL module:

- In the Text Editor, type the text description as shown in the picture on the right.
 Notice that the ABEL-HDL pin declarations must match the name and the case of the I/O pins on the corresponding block symbol.
- When you are through, choose File ⇒ Save As to save the file. Save the file with the same name.
- 3. Close the Text Editor.
- 4. In the Project Navigator Sources window, notice that the icon next to the compare has changed, and that the file name (compare.abl) appears next to the name. This indicates that this is now a *defined* module.





Task 23 Import an Existing ABEL-HDL Source File

To save time in this tutorial, you will import the remaining ABEL-HDL source file. Although, in a practical sense, you will probably have existing ABEL-HDL files that you will want to import into a design in addition to creating new ones.

To import an existing ABEL-HDL source:

- 1. In the Project Navigator, choose **Source** \Rightarrow **Import** to open the Import File dialog.
- 2. Go to the

\ispTOOLS\ispsys\examples\MACH_pal\
tutorial\Tutor2 directory and select
counter.abl.

- 3. Click **OK**. When prompted to replace the file, click **Yes**.
- 4. The Project Navigator should now look like the image shown to the right.

You'll take a look at the "insides" of this module in the following lesson.



Lesson 5 – Navigating the Design

The Hierarchy Navigator program allows you to navigate through a schematic design consisting of a top-level schematic and lower-level schematics and HDL modules. The Hierarchy Navigator loads a full hierarchical design all at once so that you can view it in its complete form, rather than as individual sources. Every schematic sheet and behavioral file at all levels of hierarchy is included.

Lesson 5 shows you how to use the Hierarchy Navigator to perform several useful functions.

Steps covered in this lesson are:

- n Task 24: Open the Hierarchy Navigator
- n Task 25: Push into the Counter Block Symbol
- n **Task 26**: Access Connectivity Information for the Counter Block
- n Task 27: Query a Net



Task 24 Open the Hierarchy Browser

The Hierarchy Navigator performs several important functions.

- It verifies the correctness and consistency of a design's wiring. Verification occurs at each level in the design, and across all the levels, from top to bottom.
- n It provides the environment in which you can analyze and optimize the circuit's performance.
- n It prepares the design data for later steps in the design process, for example creating netlists.

You open the Hierarchy Navigator from the Project Navigator.

To open the Hierarchy Browser.

1. In the Sources window, select the **top** schematic source (top.sch).

Notice the Hierarchy Navigator icon at the top of the Processes window is automatically selected. Also notice that the Hierarchy Navigator icon is visible *only* when a schematic source is selected.

2. Double-click the Hierarchy Navigator icon in the Processes window.

The Hierarchy Navigator opens with sheet 1 of the selected schematic source loaded.

Note: Remember, this is not the Schematic Editor. You cannot edit the schematic or one of its symbols in the Hierarchy Navigator. However, you can open editors from the Hierarchy Navigator to make changes in a specific schematic element.





Task 25 Push into the Counter Block Symbol

You can use the **Push/Pop** command on the View menu to move down and up (respectively) through the various hierarchical levels of a design. This command works on both schematics and ABEL-HDL modules.

You may want to use the **Zoom In** command to view the **counter** module before starting this step.

To push into the Counter block symbol:

- 1. Choose View \Rightarrow Push/Pop. The cursor changes to a cross hair.
- To move down a level, into the counter module, click *inside* the **counter** schematic symbol.
 The Text Editor opens with the ABEL-HDL description of the module.
- 3. View the contents of the **counter** module. When you are finished, close the **Text Editor**.





Task 26 Access Connectivity Information for the Counter Block

You can use the **Query** command to display additional information about circuit elements. The information appears in a text box that pops up when the first element is selected, and is updated when another element is selected.

In this step, you will use the **Query** command to query the Counter ABEL-HDL module for information.

To query the Counter block symbol:

- 1. Choose **DRC** \Rightarrow **Query**. The Query text box opens with the message: Nothing Selected.
- 2. Move the text box so that you can see the counter block.
- 3. Click the **counter** block. The Query text box updates to show various information about the counter block.
- 4. Look at the **Pin/Net** section. The Hierarchy Browser knows which nets are connected to which pins, and displays instance names, reference designators, or symbol names that have been assigned to that symbol.



Task 27 Query a Net

Although design problems are usually observed at the top level, the source of those problems is often at a lower level. Tracing signals from the primary outputs down through the hierarchy can greatly aid debugging. For instance, to determine if a net needs more buffers, the **Query** command lets you quickly determine what components are attached to the net and what will be affected by changes to the net.

To query a net.

- With the Query command still active, click the bus labeled q[3:0] in the schematic. A list of its content signals appears in the Query text box.
- 2. Observe that the signals displayed in the hot report window are links (pointers) to the individual nets.
- In the Query Text box, click q[1]. The report updates showing new information for the net. (You will not see information about the Bus and Net at the same time. When one window opens, the other window closes.)
- 4. In the Query Text box, click one of the connections to a net. The cursor automatically moves to the component where the connecting pin is located. The cursor automatically moves to any page in the hierarchy, no matter which level, if necessary to display the selected pin.
- Close the Query Text box and the Hierarchy Navigator. If prompted, Data has been modified, yes/no? click no. Close the Hierarchy Navigator.





Congratulations

You have finished...

- add various schematic elements to create a top-level schematic source.
- check the schematic for errors.
- use the Text Editor to create a new ABEL-HDL source.
- import an ABEL-HDL source into the project.
- use the Hierarchy Navigator to navigate through the design and try "debug" methods.

Now you are ready to implement the design. You can continue working with this design in Tutorial 4, Implementing a Design.

Tutorial 4 HDL Design Entry with Synplicity Synplify

This tutorial shows you how to use Synplify to synthesize a Verilog HDL design for a Lattice CPLD device. In this tutorial, you will implement the design in an ispLSI device.

Learning Objectives

When you are finished with this tutorial, you should understand the steps necessary to generate an EDIF file from Synplify for a Lattice CPLD device. You will also learn how to target a device, fit the design, and generate a JEDEC file.

Time to Complete This Tutorial

The time to complete this tutorial is about 20 minutes.



Task 1Create a New Project in ispDesignExpert

After starting the Project Navigator, you are ready to create a new project, whose type is Verilog HDL. The design flow for Verilog HDL is similar to VHDL designs, so you can follow this tutorial to process a VHDL design by substituting VHDL for Verilog HDL. Create a directory to save your tutorial designs.

To create a new project.

- 1. In the Project Navigator, choose $File \Rightarrow New$ **Project** to open the Create New Project dialog.
- 2. Navigate to the ispTools\ispsys\examples\ispLSI_GAL \verilog directory.
- 3. Create a new folder called tutor.
- 4. Go into the new folder and type the name verilog_hierarchical_design.syn for the Project Name, choose Schematic/Verilog HDL in the Project Type list box, and then click **Save** to close the dialog.

The untitled project with ispLSI default device (ispLSI5384V-125LB388) appears in the Sources window.

- In the Sources window, double-click the project book icon to open the Project Properties dialog. Type Verilog Hierarchical Design for the project title. Click OK to save the change.
- 6. Double-click the device icon to open the Device Selector dialog and change the device to ispLSI1032E-125LJ84.
- 7. Click **Yes** to confirm that you wish to change the device kits. The ispDesignExpert design

environment reconfigures to facilitate with the selected device.

	Create New F	Project	? ×	
	Save in:	a tutor		
	· ,			
	Project Name:	verilog_hierarchical_desigr	n.syn <u>S</u> ave	
	Save as type:	Project File (*.syn)	Cancel	
	Project Type:			
	Pioject Type.	Schematic/Verilog HDL Schematic/ABEL		
		Schematic/VHDL Schematic/Verilog HDL		
		EDIF		
📙 ispl	DesignExpert	Project Navigator - [C:'	\ISPTOOLS\ISPSYS\EXAMPL 🗖 🗖	×
		Process Options Window		
] 🖫 🤋 💦	
	es in Project:		Processes for Current Source:	
	erilog Hierard pLSI1032E-11		Merged EDIF Netlist Constraint Manager	
			Compile Design	L
4				L
			Compiler Report	L
			K Timing Explorer	L
			Maximum Frequency Repo	1
			Setup/Hold Report	
Double	e-click to choose	a different device.	Double-click the item in the list or select the	
			"Start" button to start the process. Select the "View" button to start process and view the	
			report. Select the "Properties" button to star	rt
New.	Open		Start View Properties Log	
Rea	dy			

Task 2Create or Import Design Sources

You need to add sources to complete your Verilog HDL design. You can either create or import a Verilog HDL module.

To create a Verilog HDL module:

- 1. In the Project Navigator, select **Source** \Rightarrow **New** to open the New Source dialog.
- Highlight Verilog Module in the New field, click OK to close the dialog. Then the Text Editor window appears, along with the New Verilog Module dialog.
- 3. Type top_lev in the Module Name field and verilog_hierarchical_design in the File Name field.
- 4. Click OK. The

verilog_hierarchical_design.v file appears on the Text Editor title bar. The Verilog module template is displayed in the Editor window.

- 5. Type the design syntax in the Verilog module template.
- 6. Select **File** \Rightarrow **Save** from the Editor to save the .v file.

Notice the Verilog modules defined in the . ${\rm v}$ file are displayed in the Sources window.

Tip: You can use **Source** \Rightarrow *Import* from the Project Navigator to include the design sources directly.



Create or Import Design Sources (continued)

To import a Verilog HDL module:

- 1. In the Project Navigator, select **Source** \Rightarrow **Import** to open the Import File dialog box.
- 2. Navigate to the ispTools\ispsys\examples\verilog\

verilog_hierarchical_design directory and choose Sources (.abl;.sch;.vhd;...) in the Files of type field.

3. Select verilog_hierarchical_design.v file in the file list area, then click **Open**.

The top-level Verilog module along with three submodules are imported into the Sources window as shown on the right.



😓 ispDesignExpert Project Navigator - [C:	\ISPTOOLS\ISPSYS\EXAMPL
Elle View Source Process Options Windo	
🗅 🕞 🖶 Strategy 💆] 🖫 🕈 💦
Sources in Project:	Processes for Current Source:
Verilog Hierarchical Design ispLSi1032E-125LJ84 iverilog_hierarchical_design (verilog_hierarchical_design) mux (verilog_hierarchical_design) reg8 (verilog_hierarchical_design rotate (verilog_hierarchical_design	
Select the "New" button to add source or "Import" in the Source menu to add from an existing design.	No processes are available for the project notebook. Select another item in the Source list to get processes.
New Open	Start View Properties Log
Ready	

Task 3Select RTL Synthesis Tool

The ispDesignExpert provides two synthesis tools: Exemplar (default for MACH devices) and Synplify (default for ispLSI devices), for your HDL designs. You can use RTL synthesis tool to select one of them to run synthesis.

To select an RTL synthesis tool:

- Select Options ⇒ Select RTL Synthesis from the Project Navigator. The Select RTL Synthesis dialog is displayed.
- 2. Make sure Synplify is checked for ispLSI device (you've selected an ispLSI device in a previous step), click **OK** to accept the selected synthesis tool.

Select RTL S	×	
Device ispLSI MACH/PAL	Synthesis Synplify Synplify	⊂ Exemplar ⊙ Exemplar
OK		Cancel

Task 4Fit the Design

Now you can fit the design into the target device. Synplify runs automatically to synthesize the Verilog HDL source and generates an EDIF file. The ispEXPERT Compiler merges the EDIF netlist and generates a JEDEC file.

To fit the design with the target device:

- 1. In the Sources window, select the target device.
- 2. In the Processes window, double-click **Compile Design**, or select the process and click **Start** to start the compilation.

This opens the ispEXPERT Compiler Graphic User Interface and the design is automatically being compiled in the Compiler window.

After compilation, check marks are added to the left of the associated processes.



Task 5View JEDEC File

After compiling the design, a JEDEC file is generated.

To view the JEDEC file:

- 1. In the Sources window, select the target device.
- In the Processes window, select JEDEC File and click the View button to open the file.
 The JEDEC file is displayed in the Report Viewer window. Scroll down in the Viewer window to view the file in detail.

😵 Report Viewer - [verilog_hierarchical_design.jed] 📃 🔲 🗙
Eile Edit View Options Window Help
This is a JEDEC compatible fuse file. DESIGN NAME : verilog_hierarchical_design PART NAME : ispLSI1032E-125LJ84 CREATED BY : ispEXPERT Compiler 7.2.44.4 (FUSEGEN CREATED DATE: Tue Nov 16 18:14:49 1999 *QP84
*QF42880 *G0 *F0 0101001011110100101111011110111101
Ln 16 Col 47 549 R0 Rec Off No Wrap DOS INS NUM

Task 6Run the Stand-alone Synplify

Synplify can be invoked in its stand-alone mode by selecting **Tools** \Rightarrow **Synplicity Synplify Synthesis** from the Project Navigator. The stand-alone Synplify lets you generate an EDIF file and then import the EDIF file into your project as a design source. Then, you can fit the design without running Synplify again.

To start Synplify in stand-alone mode:

- From the Project Navigator, choose Tools ⇒ Synplicity Synplify Synthesis to open the Synplify synthesis tool.
- 2. In the Unsaved Project window, click **Add** to open the Add Source Files dialog.
- 3. Select a .v file, then click **Add** to add the target file to the Source Files field.

You can change or edit the selected source file using the **Change** or **Edit** button beside the Source Files field.

4. Click the large **Run** button to start compiling and mapping the source file.

After successful synthesis, Synplify displays "Done!". A .edf file with the same base name appears as Result File. Double-click the file name to view the Synplify output file. You can also click **View Log** to view Synplify log file.



Run the Stand-alone Synplify (continued)

To import the EDIF file into your project:

- In the Project Navigator, select File ⇒ New Project to open the Create New Project dialog. Choose EDIF in the Project Type field to create an EDIF project.
- 2. In the Project Navigator, select **Source** \Rightarrow **Import** to open the Import File dialog.
- 3. Select the generated .edf file and click **Open**. The EDIF Reader Settings dialog appears.
- 4. Choose Synplicity for the Vendor. Check the desired radio buttons in the VCC GND Representation field and Bus Reconstruction field, then click **OK** to close the dialog.
- 5. The software adds the selected EDIF file to the Sources window as a design source.

To fit the design with the target device:

- 1. In the Sources window, select the target device.
- 2. In the Processes window, double-click **Compile Design**, or select the process and click **Start** to run compilation.
- 3. Click **Log** to open the Report Viewer and view the process status report.

Create New F	Project		? ×
Save jn:	🔄 tutor	- 🖻 🛛	* 📰 🏛
L			
Project Name:	test.syn		<u>S</u> ave
Save as type:	Project File (*.syn)	-	Cancel
Project Type:	EDIF		
Hoject Type.	1900		

😓 ispDesignExpert Project Navigator - [C	:\ISPTOOLS\ISPSYS\EXAMPL 💶 🗖 🗙
<u>File View Source Process Options Windo</u>	w <u>T</u> ools <u>H</u> elp
Strategy Normal	· 🖫 ? 🕅
Sources in Project:	Processes for Current Source:
🖸 Test	(No Processes Available)
SispLSI5384V-125LB388	
VERILOG_HIERARCHICAL_DESI	
Double-click to open the selected source.	Select the "Start" button to start the process,
	"View" to view any readable output from the
	process, or "Properties" to change properties for the selected process.
New Open	Start View Properties Log
itera opera	Deale View Tropendes Lug
Ready	

Congratulations!

You have completed the HDL Design Entry with Synplicity Synplify tutorial. In this tutorial you have learned how to:

- create a new project in ispDesignExpert.
- create or import a Verilog HDL source in the Sources window.
- select an RTL synthesis tool.
- fit the design.
- view the JEDEC file.
- run the stand-alone Synplify to generate a .edf file, import it as the design source and fit the design.

Tutorial 5 HDL Design Entry with LeonardoSpectrum

This tutorial shows you how to use LeonardoSpectrum to synthesize a VHDL design and generate an EDIF file for a Lattice CPLD device. For this tutorial, you implement it in a MACH4 device.

Learning Objectives

When you are finished with this tutorial, you should understand the steps and tools necessary to generate an EDIF file from the LeonardoSpectrum synthesis tool and import it into ispDesignExpert. You will also learn how to target a Lattice CPLD device, fit the design, and generate a JEDEC file.

Time to Complete This Tutorial

The time to complete this tutorial is about 20 minutes.

		<u>×</u>
Quick Techn	Input Constra Optimize Output P&R	-1
 Run the entire synthesis files(s), technology and 	flow from this one condensed page. Specify you desired frequency, then press Run Flow.	u la
		-
alarmclk.vhd	×	
		NSPTOOLSUSPSYSVEXAMPLESVMACH_PALNTUT
Open files	Ele Yers Source Process Options Winds	
Output File: D:\ispTOOl	🗋 🎑 📓 Strategy	
Technologies:	Sources in Project:	Processes for Current Source:
isp5000	Alam Clock Balamick edi	(No Processes Available)
isp8000	SiepLSI5384V-125LB388	
MACH 1		
MACH 2		
MACH 4		
MACH 4 Low V	c l	
MACH 4A MACH 5		
I MACH 5		
, <u> </u>		
F		
Active Rev		
	Select the "New" button to add source or "Import" in the Source menu to add from an	No processes are available for the project notebook. Select anoth item in the Source let to get processes.
ady	existing design	
	New_ Open	Start Mere Preparties 1.52.
	Ready	Internet Internetional Internet Internet
	THODDA	

Task 1Create a new project in ispDesignExpert

After starting the Project Navigator, you are ready to create a new project.

To create a project:

- Choose File ⇒ New Project to open the Create New Project dialog.
- In the dialog, change directories to ispTOOLS\ispsys\examples\Mach_pal\ tutorial\Tutor3.
- 3. Name the file alarmclk.syn file and then click **Save**. The untitled generic project appears in the Sources window of the Project Navigator
- 4. In the Project Type, select EDIF.

Important: Select the proper project type. You will not be able to change this later in your project.

- In the Sources window, double-click the title of the project (**Untitled**) to open the Project Properties dialog.
- 6. Type the name Alarm Clock for the title of your project.
- 7. Click **OK**. The new project title appears in the Sources window.

	Sources in Project:	Processes for Current Source: No Processes Available
	SispLSI5384V-125LB388	Into Processiles Availables
-5	Project Properties	X
	The	
	Alarm Clock	Cancel
		Hep
	Select the "New" button to add source or "Import" is the Source news to addition an evening design	No processes are available for the project notabook. Select and the terr in the Source list to get processes.
	"Import" in the Source menu to addition an	No processes are available for the project notabook. Select anothe kers in the Source list to get processes.

	D 🚅 🖬 Strategy	198 3 M2
	Sources in Project:	Processes for Current Source:
5	Alern Gleck	(No Processes Arreleble)
	Select the "New" button to add source or "Import" In the Source menu to add torm on mexicing design.	No processes are available for the project insteback. Select and/w Reminitive Source list to get processes.

Task 2 Start LeonardoSpectrum from ispDesignExpert

When you start LeonardoSpectrum for the first time, the main window is maximized and displays the Tip of the Day, FlowTabs, and an information window.

To start LeonardoSpectrum:

- On the ispDesignExpert menu, choose Tools ⇒ LeonardoSpectrum Synthesis to open the LeonardoSpectrum synthesis tool.
- There are three ways to synthesize your design: Synthesis Wizard, Quick Setup, and FlowTabs. For this tutorial you will use the Quick Setup method.
 - a. Click **OK** to close the Tip of the Day.
 - b. Click **Cancel** to close the Device Settings dialog.
- 3. Make sure the **Quick Setup** tab is selected. Your screen should look similar to the one on the right.

Exempler Legie - Leonardo Spectrum for Vantis - Information	
Ele Edi View Look Options Window Flows Help	
	and the second se
Duck. Technol. Input Constra. Optimize Output P&P Run the entrie synthesis flow from this one condensed page. Specify your source files(s). technology and desired frequency, then press Run Flow Dpen files Duput FMs Technologies: Vantis Van	I he license on this copy of 131 dill expire in 41 day
Help	-
E E E Active Review	Tiancolpt Filtered Transcript
id/	Working Directory, Vutoria/Vutor3 Line 19 Col

Task 3 Use Quick Setup to Synthesize the Design

Everything that can be specified in the synthesis wizard can be specified on the Quick Setup tab. Once specified, you can click **Run Flow** to run the entire synthesis flow, including synthesis, global constraints, optimization, and writing netlist. Additionally, Quick Setup automatically sets up all options, defaults, and settings in the FlowTabs to assist you when walking through the more advanced tabs.

To set up the synthesis run:

1. Click the **Open File** icon and select the VHDL input file.

Go to the ..\examples\Tutorial\Tutor3 directory and select alarmclk.vhd. Notice that the software automatically points the output file to the project directory.

- 2. Under Technologies, select the **MACH 4** device family. You do not need to select a specific device; you will do this in ispDesignExpert.
- 3. Click **Run Flow**. LeonardoSpectrum runs the entire flow using all options set on all dialogs and tabs, including options which are not shown on this tab, and creates an EDIF file.

Note: The **Run Flow** button is not active until you have selected your Input File(s) and target technology. Notice in the Information window on the right (**3a**) that it says the run successfully ended when the synthesis process is complete.

Note: Click the Stop icon to cancel the run.



Task 4Import the EDIF file into ispDesignExpert

You can import EDIF 2.0.0 netlists from third-party synthesis tools such as Exemplar LeonardoSpectrum.

To import an EDIF netlist into your project.

- 1. In the Project Navigator, choose **Source** \Rightarrow **Import** to open the Import File dialog.
- 2. Select alarmclk.edf.
- 3. Select **OK** to open the Import EDIF dialog
- 4. Select **Exemplar** for the Vendor and click **OK**. The software adds the selected EDIF file (alarmclk.edf) to the project sources.

Note: After you import an EDIF file into the ispDesignExpert project, it is always linked in the Project Navigator. Therefore, if you make changes and recompile your VHDL file to create a new EDIF file, you just have to choose **View** \Rightarrow **Update** in the Project Navigator to update the process.



Task 5Target a Device and Fit the Design

The Project Navigator lets you target a design to a specific Lattice device at any time during the design process.

To target a device and run the Fitter.

- In the Sources window, double-click default device to open the Device Selector dialog. The dialog shows the available device families and the devices in the selected family.
- 2. In the Device Selector dialog under Family, select the **MACH 4** device family.
- 3. Select the M4-32/32 device.
- 4. Accept the default settings and then click **OK**.
- 5. Click **Yes** to confirm that you wish to change device families.

Note: When you change device kits, the ispDesignExpert design environment reconfigures to facilitate designing with the selected device family.

- 6. The ispDesignExpert software shows the selected device in the Sources window.
- With the target device selected in the Sources window, double-click Fit Design in the Processes window to run the Fitter. ispDesignExpert fits the design in the specified device and generates a JEDEC file.

If you want to see how to simulate this design using Model *Sim*, see Tutorial 12.



Congratulations!

You have completed the HDL Design Entry with LeonardoSpectrum tutorial. In this tutorial you have learned how to:

- create a new project in ispDesignExpert.
- start LeonardoSpectrum from ispDesignExpert.
- use the Quick Setup tab in LeorardoSprectum to set up and run synthesis, creating an EDIF files.
- import the EDIF file into ispDesignExpert.
- target a device for the design.
- run the Fitter and automatically generate a JEDEC file.

Tutorial 6 Mixed Design Entry and Implementation

ispDesignExpert features the following mixed design entries:

- mixed schematic and ABEL-HDL design
- mixed schematic and VHDL design
- mixed schematic and Verilog HDL design

This tutorial shows how to implement a mixed design of schematic and VHDL using third-party synthesis tools.

Learning Objectives

When you are finished with this tutorial, you should understand the steps and tools necessary to implement a mixed design in ispDesignExpert.

Time to Complete This Tutorial

The time to complete this tutorial is about 20 minutes.



Task 1Create a New Project in ispDesignExpert

After starting the Project Navigator, you are ready to create a new project with mixed schematic and VHDL design modules. Create a directory tutor to save your tutorial example.

To create a new project.

- Choose File ⇒ New Project to open the Create New Project dialog.
- 2. In the dialog, navigate to the ispTools\ispsys\examples\ispLSI_GAL directory.
- 3. Create a new directory called mixed.
- Go into the new folder and type the name mux4x1_mixed.syn for the Project Name, choose Schematic/VHDL in the Project Type list box, and then click Save.

The untitled project with ispLSI default device (ispLSI5384V-125LB388) appears in the Sources window of the Project Navigator.

- Double-click the project book to open the Project Properties dialog. Type Simple 4x1 MUX - Mixed Sch/VHDL Design for the project title. Click OK to accept the change.
- Double-click the device icon to open the Device Selector dialog. Select ispLSI1016E-125LJ44 and click OK to accept the device.
- 7. Click **Yes** in the Confirm Change dialog to confirm the changes to device kits.

The Project Navigator Processes window reconfigures to facilitate with the selected device.

	Create New F	Project		? ×
	Save in:	🔄 tutor	- 🖬 -	
[1]-	-			
	Project Name:	mux4x1_mixed.syn		Save
	Save as type:	Project File (*.syn)		Cancel
	Project Type:	Schematic/ABEL		
	Thopset Type.	Schematic/ABEL		
		Schematic/VHDL Schematic/Verilog HDL		
		EDIF		
r F	ispDesignExpert	Project Navigator - [C:' Process Options Window		XAMPL
ĺ	🗋 🚅 🔚 Strate		₩ ?	
	Sources in Project:		Processes for Current	
	Simple 4x1 MU spLSI1016E-1	JX - Mixed Sch/VHDL [251 144	Merged EDIF	
	ispcontroloc-r	200044	Compile Desid	
			JEDEC File	
6			Compiler Re	
_			Timing Analys	
			🗎 Maximum Fre	
			Setup/Hold F	Report
l	Double-click to choose	a different device.	Double-click the item in th	e list or select the
			"Start" button to start the p "View" button to start prop report. Select the "Prope	process. Select the cess and view the rties'' button to start
	New Open		Start View Properties.	1 1
i i i	Ready			

Task 2 Create or Import Mixed Design Entries

Now you need to add schematic and VHDL sources to the project.

You can create a design source by selecting **Source** \Rightarrow **New** from the Project Navigator. In the New Source dialog, select the desired source type you want to create for the top module in this mixed design. See the <u>ispDesignExpert User Manual</u> for detailed information on mixed design entries.

In this task you are going to import mixed designs:

- 1. Select **Source** \Rightarrow **Import** from the Project Navigator to open the Import File dialog.
- 2. Navigate to the directory of ispTOOLS\ispsys\examples\ ispLSI_GAL\vhdl\mux4x1_vhdl. Choose Sources (.abl;.sch;.vhd;...) in the Files of type list box. Select mux4x1.sch, mux2x1.sch, and mux2x1vhd.vhd in the file display area, then click Open. In the pop-up Import Source Type dialog, choose VHDL Module in the Type of Source field for mux2x1vhd.vhd file. Click OK to close the dialog.

The top design module mux4x1.sch with two submodules mux2x1.sch and mux2x1vhd.vhd are imported into the Sources window as shown on the right.



😓 ispDesignExpert Project Navigator - [C:	\ISPTOOLS\ISPSYS\EXAMPL 🗖 🗖 🗙
<u>File View Source Process Options Windo</u>	w <u>T</u> ools <u>H</u> elp
🗋 🚰 🔛 Strategy 🗾] 🖫 🤋 🕅
Sources in Project:	Processes for Current Source:
Simple 4x1 MUX - Mixed Sch/VHDL (SispLS11016E-125LJ44 mux4x1 (mux4x1.sch) @mux2x1 (mux2x1.sch) @mux2x1 (mux2x1.sch) M mux2x1 vhd (mux2x1vhd.vhd)	(No Processes Available)
Select the "New" button to add source or "Import" in the Source menu to add from an existing design.	No processes are available for the project notebook. Select another item in the Source list to get processes.
New Open	Start View Properties Log
Ready	

Task 3Select RTL Synthesis Tool

ispDesignExpert provides two synthesis tools for your designs with VHDL or Verilog HDL entries. Synplicity Synplify is the default for ispLSI devices, while MACH devices have Exemplar LeonardoSpectrum as the default. It is easy to use RTL synthesis tool to assign Synplify or Exemplar to run synthesis for different flows.

To select an RTL synthesis tool:

- Select Options ⇒ Select RTL Synthesis from the Project Navigator. The Select RTL Synthesis dialog is displayed.
- 2. The current device is ispLSI. Check Synplify (or Exemplar as you like). Click **OK** to accept the synthesis tool.

Select RTL Synthesis		×
Device ispLSI MACH/PAL	Synthesis Synplify Synplify	⊂ Exemplar ⊙ Exemplar
OK		Cancel
Task 4 Merge EDIF Files

Before you compile the mixed design, you need to merge the EDIF generated from the schematics in the design and the EDIF generated by the selected synthesis tool after VHDL/Verilog HDL synthesis.

To merge EDIF files:

- 1. In the Sources window, select the target device.
- 2. In the Processes window, double-click **Merged EDIF Netlist**, or select the process and click **Start** to run the process.

The schematics are processed by the system, and the selected synthesis tool runs for the .vhd file synthesis.

After successful processing, a merged mux4x1_mixed.edf is produced. Click **View** to open the Report Viewer and view the merged .edf file in detail.



Task 5Fit the Design

In this task, you will implement the design into the target device with the EDIF netlist generated in the previous step.

To fit the design into the target device.

- 1. In the Sources window, select the device.
- 2. Double-click Compile Design in the Processes window or select the process and click the **Start** button to run the compilation.

This starts the ispEXPERT Compiler and the design is automatically compiled and fitted into the target device. A JEDEC file is generated after successful compilation. You can click **View** to open the Report Viewer and view the .jed file in detail.



Congratulations!

You have completed the Mixed Design Entry and Implementation tutorial. In this tutorial you have learned how to:

- create a new project of mixed schematics and VHDL design in ispDesignExpert.
- create or import design entries.
- select an RTL synthesis tool for the target device.
- merge an EDIF netlist.
- fit the design for the target device.

Part III: Design Implementation and Verification with ispDesignExpert

Tutorial 7 ispLSI Design Implementation and Verification

This tutorial provides an overview of the features and operation of ispDesignExpert, focusing on the tasks and tools needed to implement and verify an ispLSI design.

Prerequisites

Before attempting this tutorial, you should complete the Schematic or ABEL-HDL tutorial.

Learning Objectives

When you are finished with this tutorial, you should have a basic understanding of the steps and tools necessary to implement and verify an ispLSI design using ispDesignExpert.

Time to Complete This Tutorial

On average, the time to complete this tutorial is about 30 minutes.



Task 1 Open the Project

To open the tutorial project.

- 1. In the Project Navigator, choose $File \Rightarrow Open$ Example to open the dialog.
- 2. Select the file

ispLSI_GAL\abel\schem\schem.syn and click Open to open the project in the Project Navigator.

The SCHEMATIC EXAMPLE 1 appears in the Sources window of the Project Navigator.



Task 2 Select a Device

The Project Navigator lets you target a design to a specific device at any time during the design process.

To select a device:

- 1. Double-click the device icon in the Sources window. The Device Selector dialog box opens.
- 2. Select ispLSI 1K Device family.
- 3. Click on ispLSI1016 device.
- 4. Select ispLSI1016-90LJ44 for the part name. The Device Information field lists the detailed information for the selected device.
- 5. Click **OK** to accept the settings.
- 6. Click **Yes** to confirm that you wish to change device families (if prompted).

Note: ispLSI default device is ispLSI5384V-125LB388.

When you change device, the ispDesignExpert design environment reconfigures to facilitate designing with the selected device.





Task 3Compile Test Vectors

When you compile test vectors, the design is automatically formatted as netlists and at the same time the stimulus is compiled to serve as input to the Lattice Logic Simulator.

To compile test vectors:

- 1. In the Sources window, select the .abv source.
- 2. In the Processes window, double-click **Compile Test Vectors**.

After successful compilation, a green check mark is added to the selected process.

👷 ispDesignExpert Project Navigator - [C:	\ISPTOOLS\ISPSYS\EXAMPL 🗖 🗖 🗙
<u>File View Source Process Options Window</u>	w <u>T</u> ools <u>H</u> elp
Strategy Normal	\$\$?₩?
Sources in Project:	Processes for Current Source:
SCHEMATIC EXAMPLE 1	🖌 😋 Compile Test Vectors
🗈 schem.wri	Compiler Listing
🗈 schempar.par	K Functional Simulation
ispLSI1016-90LJ44	Timing Simulation
∰ schem.ab∨	
🔟 schemex.wdl	
🕑 top (top.sch)	
ocunter (counter.sch)	
ioreg (ioreg.sch)	
🔄 🕑 logic (logic.sch)	
Double-click to open the selected test vectors.	Double-click the item in the list or select the "Start" button to start the process. Select the "Properties" button to start the property editor.
New Open	Start View Properties Log
Process "Compile Test Vectors" is up to	date

Task 4 Functional Simulation

Two types of stimulus files that can be accepted by the Lattice Logic Simulator are:

- n graphic waveform file (.wdl)
- n test vector file (.abv)

Functional simulation is called pre-route simulation because it occurs before the design has been fitted and routed. Functional simulation helps you find logical or coding errors early in the design cycle.

To run functional simulation and view the results.

- 1. In the Sources window, select .abv.
- 2. In the Processes window, double-click **Functional Simulation**.

The Simulator Control Panel (Simcp) is invoked and netlist is loaded successfully.

 Click the Run icon or select Simulate ⇒ Run to start the simulation.

Tip: If *View* \Rightarrow *Show Waveforms* in the Simcp is checked, the Waveform Viewer will be opened during the simulation to show waveforms of the simulation results.

 Select Tools ⇒ Waveform Viewer to open the Waveform Viewer. Waveforms of the simulation results are displayed in the Waveform Viewer window.

You can refer to the *Design Verification Tools User Manual* for information on selecting waveforms to show in the Waveform Viewer.



Task 5Assign Design Constraints

The Constraint Manager lets you set pin, symbol, and net attributes for the signals and pins in your design. You can also read in an existing Property File or save the attributes as a Property File.

To assign constraints to the design.

- 1. In the Sources window, select the target device.
- 2. In the Processes window, double-click **Constraint Manager**.

The ispEXPERT Compiler is enabled in the background before the Constraint Manager opens.

- In the Constraint Manager window, click the plus sign (+) in the Design Browser on the left to expand the list to see the signal or pin names.
- 4. Double-click on Input Pins to add all the pins in this category to the Pin Attributes Table.
- 5. Click the right mouse button on a cell to display a list of attribute values that can be used for that attribute. In this way, change the PULL attribute value of sel0 from UP to OFF.
- Select File ⇒ Save Property, and then exit the Constraint Manager window. The new value is saved and reflected in your project.

For more information on using the Constraint Manager to assign attributes for the signals and pins in your design, refer to the <u>ispEXPERT</u> <u>Compiler User Manual</u>.



D. top	2 142	Pin Attr	ributes Table	
		LOCK	PULL	CRIT
pp_ext_reset	clka	11	UP	N/A
	count	17	UP	N/A
- pp regclk	ext_reset	19	UP	N/A
pp sel0 pp sel1	hold	18	UP	N/A
	logic_e	20	UP	N/A
	regclk	33	UP	N/A
	sel0	25	OFF	N/A
∃ I Cells	sel1	26	UP	N/A
in Nets	sel2	27	UP	N/A
	sel3	28	UP	N/A

Task 6Set Compiler Properties

You can set the properties for the ispEXPERT Compiler using the Compiler Properties dialog. The dialog lets you set settings and device options to control how the Compiler processes your design.

To set the Compiler properties:

- 1. In the Sources window, select the target device.
- 2. In the Processes window, select **Compile Design**.
- 3. Click the **Properties** button under the Processes window. The Compiler Properties dialog is displayed, three tabs are available for you to change the Compiler options.

Tip: You can also open the Compiler Properties dialog by selecting **Tools** \Rightarrow **Compiler Properties** from the Project Navigator.

- 4. On the Settings tab, check the Area radio button in the Synthesis Strategy field.
- 5. Click **OK** to accept the setting.

You can refer to the *ispDesignExpert User Manual* for more information on how to set the Compiler properties.

Compiler Properties	×
Settings Device Options UES	
Synthesis Strategy I Area C Delay C No Logic Optimization	
Effort High	
✓ Use <u>G</u> lobal Reset	Defauļt
Partitioner & Router 16	Interfaces
Maximum GLB Inputs	<u>A</u> dvanced
Maximum GLB <u>O</u> utputs	Carry Pin <u>D</u> irection
Eree All Pin Locks II Ignore Beserved Pins	Timing Analyzer
Use Extended Routing	Perform Timing Analysis
Use Parameter File Only Parameter File: schempar.pa	ar <u>B</u> rowse
OK	Cancel Help

Task 7Fit the Design

In this step, you need to fit the design into a Lattice Semiconductor ispLSI part.

To run the ispEXPERT Compiler.

- 1. In the Sources window, select the target device.
- 2. In the Processes window, double-click **Compile Design** or click the **Start** button to start processing the design.

For more information about the ispEXPERT Compiler, refer to the *ispEXPERT Compiler* <u>User Manual</u>.)

Check marks are added to the processes associated with the design fitting to show the current status of the process.

3. After fitting the design into the ispLSI part, double-click Compiler Report in the Processes window to open the Report Viewer and view the report (schem.rpt).



🔐 Report Viewer - [schem.rpt]	
Eile Edit View Options Window	
> • • • * *	
Design Parameters	<u>*</u>
EFFORT: IGNORE_FIXED_PIN: MAX_GLB_IN: MAX_GLB_OUT: OS_VERSION: PARAM_FILE: PIN_FILE: STRATEGY: TIMING_ANALYZER:	MEDIUM (2) OFF 16 4 Windows 95 _schem schem.xpn AREA OFF
Ln 14 Col 37 821 R0	Rec Off No Wrap DOS INS NUM

Task 8 Timing Analysis

The ispDesignExpert software has a built-in Timing Analyzer (ispTA) that provides accurate pin-to-pin timing information for an ispLSI design after it has been processed by the ispEXPERT Compiler.

To run Timing Analysis and view the timing reports:

- 1. In the Sources window, select the target device.
- 2. In the Processes window, double-click **Timing Analysis** or click the **Start** button to run the timing analysis.
- 3. Double-click **Maximum Frequency Report** under the Timing Analysis process.

The report (schem.mfr) is displayed in the Report Viewer window.

You can open the Timing Explorer to query the timing information after you compile the design.

To run the Timing Explorer in the following two ways:

- n Double-click **Timing Explorer** in the Processes window
- $n \quad \text{Select Tools} \Rightarrow \text{Timing Explorer} \text{ from the} \\ \text{Project Navigator}$

Note: The ispEXPERT Compiler GUI is enabled when you invoke the Timing Explorer. If you close the Compiler window, the Timing Explorer will be closed, too. For more information on using the Timing Explorer to query timing information, refer to the ispEXPERT Compiler User Manual.





Task 9 Timing Simulation

To run timing simulation:

- 1. In the Sources window, click the .abv file.
- 2. In the Processes window, double-click Timing Simulation.

The Simulator Control Panel is displayed and the netlists are loaded in the Simcp window.

 Click the Run icon or select Simulate ⇒ Run to start the simulation.

As the timing simulation steps are similar to functional simulation, you can refer to Task4, "Functional Simulation for information how to view the simulation results.



Task 10 Reset the Compiler Properties and Reanalyze the Timing

In a previous task you learned how to set the Compiler properties using the Compiler Properties dialog.

Now you will change the Compiler setting, and rerun the timing analysis process and see the differences in the reports generated by the Compiler.

To change the Compiler properties and re-run timing analysis:

- 1. In the Project Navigator, choose **Tools** \Rightarrow **Compiler Properties** to open the dialog.
- 2. On the Settings tab, check the **Delay** radio button in the Synthesis Strategy field.
- 3. Click **OK** to close the dialog.
- In the Sources window, select the target device. Then in the Processes window, double-click Timing Analysis. Notice this runs the Compiler again.
- After successful compilation, double-click Compiler Report in the Processes window to view the report. You can see the change to the Compiler property reflected in this report.
- In the Processes window, double-click Maximum Frequency Report to display it in the Report Viewer.

Compare the report with the one before you changed the Compiler properties.



Report Viewer - [schem.mfr]
Eile Edit View Options Window Help
Maximum Operating Frequency: 91 MHz
The clock period is 11.00. Clock period = path delay + clock-to-output delay + path delay: 8.50 clock-to-output delay: 0.50 setup time: 2.00
The following path determines the frequency:
Startpoint: GLB_Q_4_Q_BLIF/Q0 (edge-triggered flip-flop)
Ln 1 Col 1 145 R0 Rec Off No Wrap DOS INS NUM

Congratulations!

You have completed the Design Implementation and Verification for ispLSI Devices tutorial. In this tutorial you have learned how to:

- choose a device family and select a specific device.
- compile the test vector.
- run simulation and view the results using the Waveform Viewer.
- use the Constraint Manager to specify pin and node assignments for the Compiler.
- set properties for the Compiler using the Compiler Properties dialog.
- run the ispEXPERT Compiler and open the Compiler report.
- analyze the timing results.
- change the Compiler properties and re-analyze the timing results.

Tutorial 8 MACH Design Implementation and Verification

This tutorial provides an overview of the features and operation of ispDesignExpert, focusing on the tasks and tools needed to implement and verify a MACH device design.

Prerequisites

Before attempting this tutorial, you should complete the Schematic or ABEL-HDL Design Entry tutorial.

Learning Objectives

When you are finished with this tutorial, you should have a basic understanding of the steps and tools necessary to implement and verify a Lattice programmable MACH design using ispDesignExpert.

Time to Complete This Tutorial

On average, the time to complete this tutorial is about 30 minutes.



Task 1Open the Project

To continue with the design example, open the project for this tutorial.

To open the tutorial project.

- 1. In the Project Manager, choose $File \Rightarrow Open$ Example to open the dialog.
- 2. Open the file \Tutorial\Tutor4\ 4bCount\counter.dpj.

The 4-bit counter project opens in the Project Manager.

	Open Example Project	1 ×
	Look jn: 🔄 45Count	× 🖻 🖻 🗉
1		
	File game: Countersyn Files of type Project Files (* er	pon yn∴dp) ▼ Cencel
	met of Mon (Project Flee (* e	Cancel
	Els You Sciece Process Options W	ndon Iook Heb T
2	Els Yes Sciece Pocer Union W Succes in Project 4-bit counter	indon Icole Halo
2	Els Sea Source Process Strategy Horses	nder Look Heb Sie Processes for Cannot Seasce: Dipolate Al Schematic Files Constant Editor
2	Els Yes Sciece Pocer Union W Succes in Project 4-bit counter	nder Took Heb Poccasas in Current Seasce: OUpdate Al Schematic Files
2	Els Jan Sonce Prover Union W Statutos in Project: 4-bit counter Compare (compare abl) Compare (compare abl) Counter (counter abl) Counter (counter abl)	nder Tork Beb Tork Beb Processes for Current Statuce: Processes for Current Statuce: Pro-Frit Equations Bignel Cross Reference Pro-Frit Equations Bignel Cross Reference Bignel Cross
2	Els Jan Sonce Prover Union W Statuces & Project 4-bit counter (top sch) compare (compare abl) counter (counter abl)	Processors for Current Searce: Processors for Current Searce: Outdate Al Schwanke Fire Pre-Fit Equations Pre-Fit Equations Pre-Fit Equations Pre-Fit Equations PostFit Princets PostFit Princets DEDC File Concrete Timing Smullation Files PostFit Princets PostFit Princets Dedde close the ten introvice on second the State" basened

Task 2 Select a Device

The Project Manager lets you target a design to a specific Lattice device at any time during the design process.

To select a device:

- In the Sources window, double-click the device to open the Device Selector dialog. The dialog show the available device families and the devices in the selected family.
- In the Device Selector dialog, select the MACH
 5 device family.
- 3. Select the M5-128/68 device.
- 4. Accept the default settings and the click **OK**.
- 5. Click **Yes** to confirm that you wish to change device kits.

When you change device families, the ispDesignExpert design environment reconfigures to facilitate designing with the selected device family.



Task 3 Compile a Source File

When you compile a design, you are changing your design entry format into Boolean equations, which serve as input to simulation and device implementation programs. The Project Manager processes each ABEL-HDL module or schematic file to obtain an intermediate file that can later be linked together before fitting the design into a Lattice device.

To compile a source and automatically view the report:

- 1. In the Sources window, select the top.sch source.
- 2. In the Processes window, double-click **Compiled Equations**. The ispDesignExpert software compiles the source file and automatically displays the resulting file in the Report Viewer. If an ABEL-HDL file contains syntax errors, the software displays the errors in a view window and an error indication appears in the Processes window.
- 3. Close the Report Viewer.





Task 4 Simulate the Equations and View the Results

Equation simulation uses design test vectors, that you supply, to simulate the design logic or equations independent of any device.

There are two ways to specify test vectors. The most common method is to put test vectors into the ABEL-HDL source file. The other way to specify test vectors is to create a "real" test vector file (filename.abv).

The advantages to placing test vectors in the ABV file instead of in the ABEL-HDL source is an improvement in processing time. By placing test vectors in the ABV file you will be able to change the test vectors and re-simulate without having to recompile the logic. This can make a significant difference in large hierarchical designs.

In this next step, you will import an ABV source file into the project. Then you will run equation simulation and view the results using the Waveform Viewer.

To simulate equations and view the results.

- Choose Source ⇒ Import, select top.abv, and then click Open to load the file into the project.
- In the Sources window, select top.abv and then double-click Equation Simulation Waveform in the Processes window. The software runs equation simulation and opens the Waveform Viewer.



3. Choose Edit \Rightarrow Show to open the Show Waveforms dialog.



Simulate the Equations and View the Results (continued)

- 4. Under Nets, scroll down and select **clk**. Then click **Show**. The software adds the waveform to the viewer.
- 5. Scroll down more and select **rst**. Then click **Show**.
- 6. Now you will create a bus. Click **Bus** to expand the dialog.
- 7. In the Bus Name field, type endv.
- 8. Under Nets, select end0 to end3. Then click Add Nets.
- 9. Click **Reverse** to reverse the order.
- 10. Click **Save Bus**. Then click **Show** to add the bus to the viewer.
- 11. Exit the Waveform Viewer. When prompted to save the file, click **No**.



Task 5Assign Some Constraints

The Constraint Editor lets you specify pin and node assignments, group assignments, pin reservations, power level settings, output slew-rates and JEDEC file options. The editor reads the constraint file and displays the constraint settings in the main window. You can modify the constraint file using the function dialogs available from the toolbar

To assign constraints to the design.

- In the Sources window, select the target device. In the Processes window, double-click Constraint Editor to open it.
- 2. In this step, you will specify two pin assignments. On the toobar, click **Loc** to open the Location Assignment dialog.
- Under Filter, select Output/Bidi. In the Signals List, select out0. Under Asignment select pin 6. Then click Add. The software adds the pin assignment to the assignment list.
- 4. Now, using the same procedure, assign out1 to pin 11, and then add it to the assignment list. Click **OK** to close the dialog.
- 5. Next, you will create a group and assign it to any block . On the toolbar, click the **Grp** button to open the Group Assignment dialog.
- Under Filter, select Output/Bidir. In the Available Signals list, select out2 and out3. Then click the right-arrow button to add them to the Selected Signals list.





Assign Some Constraints (continued)

- 7. In the Group Name field, type myGroup. Under Assign Group To, select block Any, if it is not already selected. Then click **Add** to add the group to the assignment list. Click **OK** to close the dialog.
- 8. Finally, you will specify Pin Reservation constraints, which are "soft constraints." That is, if the design fails to fit, the pin reservation constraints are ignored by the Fitter. On the toolbar, click the **Res** button to open the Pin Reservation dialog.
- 9. Select pin 20, select Output, and then click **Add**. Click **OK** to close the dialog.
- 10. Look at the assignments in the Constraint Editor, and then exit the editor.

Device Pin		Pine Reserve for				_
Lat	Filter for Pin Type:	C Input				
🗖 [0] 3 🔹		C Supr			8-9	
10 10	I Gock	C(3.5)				
1/0 12 C/1 13	F Jour	addra Barns	68°5			
CA 18 VD 19		 Investige Investige 				
1/0 21	모이되	C -Narinpedara	c			
Tim 129			-			
Existing pin reservation list: Input, I		10				
Pin Type Pin Num	ber Reserved Typ Input	e Reserved State				
I			_			
- Filles for Pin Baservalion fol:	-					
	🖻 liput 🔤 Outg	µu Γ <u>8</u> ide	-			
edd Jone	OK	Cancel He	n 1			
		wairb Do	40.00 m			
	2	and the second s	-			
	6 - 2					
		10				
		10				
		10				
		10				
-128/KB 7/YC - Ceretreint Editor]	10				20
	[10				E.
-128/498 7VC - Construint E éthor de Device View Options Belo		10				
-128/498 7VC - Construint E éthor de Device View Options Belo	L	10				
-128568-74C - Constraint E divo St Device View Dators Heb D Loc Sip Res Opt Pw	r <u>Sawy</u> § 1 {?		Werner	Fm	Sine	
-128/498 7VC - Construint E éthor de Device View Options Belo	L		Macacel	Fin	Slov	Power
-128558-74C - Constraint E divo de Device View Dators Heb D Loc Bip Res Opt Pow se Signal Name out?out? Reserve, Input	r Skow 🔮 🌾	Segnent Hitock 0 any 1 I	3	20	Fat	Power
-128/68/7/C - Constraint Editor Git Device Yow Options Heb D Loc Bip Res Dot Pow se Signal None up cut?cut? Reserve, hout put/8dr cut?	r Skow 🔮 🌾	Segnent Block 0 any 1 E 0 B	3	20 11	Fait Fait	Power High High
-128558-74C - Constraint E divo de Device View Dators Help D Loc Bip Res Opt Pow se Signal Name out?out? Reserve, Input	r Skow 🔮 🌾	Segnent Hitock 0 any 1 I	3	20	Fat	Power High High High
-128/68/7/C - Constraint Editor Git Device Yow Options Heb D Loc Bip Res Dot Pow se Signal None up cut?cut? Reserve, hout put/8dr cut?	r Skow 🔮 🌾	Segnent Block 0 any 1 E 0 B	3	20 11	Fait Fait	Power High High
1283/58771C - Scratnoiel E chor at Qence Yew Optors Heb ↓ Loc Gp Rei Ost Pw c Signalitane 9 ad(ad) Reserve_hout ad/8ds out ad/8ds out	r Skow 🔮 🌾	Segnent Block 0 any 1 E 0 B	3	20 11	Fait Fait	Power High High
-128/68/7/C - Constraint Editor Git Device Yow Options Heb D Loc Bip Res Dot Pow se Signal None up cut?cut? Reserve, hout put/8dr cut?	r Skow 🔮 🌾	Segnent Block 0 any 1 E 0 B	3	20 11	Fait Fait	Power High High

Task 6Set Fitter Optimization Options

You set the optimization options for the Fitter using the Global Optimization dialog. The default Fitter options are set up to achieve the highest possible performance in the smallest possible device, for most designs. You can choose to maximize design flexibility by spreading out logic or exercise tighter control over the fitting process by packing the logic to achieve your design goals.

To set the Fitter optimization options:

- In the Project Manager, choose Tools ⇒ Global Project Optimization to open the dialog.
- 2. On the Global Optimization tab, select **Spread Design**.

The Spread Design option spreads the design throughout the device, allowing the design to be partitioned and placed in a spread out method. This placement method enhances the upgrade capability of the design by spreading the resources throughout the device. However, the disadvantage is that more resources may be used because the design is partitioned evenly through all the blocks.

Later, you will choose Pack Design and see the difference in performance results.

3. Click **Apply**, and then click **Close** to close the dialog.





Task 7Fit the Design

ispDesignExpert has a single user interface with all options preset to deliver the highest possible pushbutton performance. At the end of a successful fitter run, ispDesignExpert generates a JEDEC file, as well as a fitter report, so that you can see how ispDesignExpert has utilized and routed the part.

There are four phases to the fitting process. These are:

Initialization – When you start a new project, ispDesignExpert automatically copies a default constraint file from the ispDesignExpert directory into your project directory.

Optimization – Each clock signal is evaluated and classified as a global clock or a non-global clock. The Fitter attempts to place all global clock signals at global clock pins (check the log file for the status of all clock signals after optimization). The Fitter assigns all other clock signals to I/O pins and implements them as Product Term clocks, if the architecture supports Product Term clocks. Input pins and nodes that are defined but not referenced (not used by another equation) are discarded from the design during optimization (warning messages are generated).

Partitioning – After optimization, ispDesignExpert partitions the design into individual blocks of the specified MACH device. Partitioning is achieved by assigning logic to specific PAL blocks, based on several considerations.



Fit the Design (continued)

The Partitioner considers commonality of signals, macrocell requirements, Set/Reset requirements, product-term requirements, and other factors to determine which partition is most likely to succeed in fitting the design. Only partitions that are likely to succeed (according to the Partitioner's rules) are attempted.

Placement and Routing – In the placement phase of the fitting process, individual equations are assigned to physical resources. In the routing phase, the Fitter attempts to route input, output, and feedback signals to and from the physical resources assigned in the placement phase.

To run the Fitter and view the Fitter report.

- 1. In the Sources window, select the target device.
- 2. In the Processes window, double-click **Fitter Report**. This starts the Fitter and automatically opens the Fitter report in the Report Viewer.
- 3. Browse the Fitter report and then close the Report Viewer.





Task 8Analyze the Timing Results

The Performance Analyst analyzes the performance of your design after it had been optimized and implemented by the Fitter.

The Timing Analyzer traces each logical path in the design and calculates the path delays using the timing model and worst case values supplied in the device data sheet.

The Performance Analyst performs six distinct analysis types: fMAX, tSU, tPD, tCO, tOE and tCOE. Timing filters, source and destination filters and path filters can be used to independently finetune each analysis.

The timing analysis results are displayed in a graphical spreadsheet with sources displayed on one axis and destinations displayed on the other. The worst case delay value is displayed in the spreadsheet cell if there is a path between the source and destination. Path details are obtained by placing the cursor on the cell and double-clicking the left-hand mouse button, allowing the user to easily identify performance bottlenecks.



Analyze the Timing Results (continued)

To run the Performance Analyst and view the results:

- In the Sources window, select the target device. Then in the Processes window, double-click Timing Analysis.
- 2. Select **fmax** and then click **Run**. The overall timing results appear in the spreadsheet.

Note: Your numbers may differ from those shown in this example.

- 3. Double-click inside the highlighted cell to open the Extended Path dialog and analyze the timing results of an individual path.
- 4. Notice the timing results. The longest delay was 13.6 ns.
- 5. (*Optional*) Print both output reports. You will use this in the next task to comapre timing results.
- 6. Close both spreadsheet dialogs without saving.

	Performance Analyst -	0.000	dow <u>H</u> elp					
	M5-128/68-7YC Operating conditions:				inati			
	Commercial 🔻			out0.D	out1.D	out2.D	out3.D	
	Speed grade:	S	b_0C	13.3:clk	13.6:clk	13.6:clk	13.6:clk	
	·7 •	ο	b_1C	13.3:clk	13.6:clk	13.6:clk	13.6:clk	
		u	b_2C	13.3:clk	13.6:clk	13.6:clk	13.6:clk	
	Analysis	Г	b_3C	9.8:clk	10.1:clk	10.1:clk	10.1:clk	
-2	📀 fmax 🔿 tco	С	out0.C	9.8:clk	10.1:clk	10.1:clk	10.1:clk	
	C tsu C toe	е	out1.C	9.8:clk	10.1:clk	10.1:clk	10.1:clk	
	C tpd C tcoe		out2.C	9.8:clk	10.1:clk	10.1:clk	10.1:clk	
	Options Run		out3.C	9.8:clk	10.1:clk	10.1:clk	10.1:clk	
	Display tCYC longer than						NUM 18:07:4	12

Source:b_2C	Destination:out3.E)				
Ok		From	To	Delay Type	Value (ns)	Cum Total (ns)
	delay path	b_2C	b_2Q	tCOSi	4.0	4.0
Print		b_2Q	out3.D	tSEG+tPT*2	5.6	9.6
Help		out3.D	out3.C	tSS	4.0	13.6

Task 9 Change the Fitter Options and Reanalyze the Timing

In a previous task you learned how to set Fitter optimization options using the Global Optimization dialog. If you recall, the default Fitter option is Spread Design. This option allows you to achieve the highest possible performance, while leaving room for any additional functionality that you may want to add in the future.

Now you will choose another option, Pack Design. This option lets you pack as much logic into the device as possible. Pack Design allows you to achieve the highest possible performance in the smallest possible device, for most designs. Each block may be completely filled, leaving less room for any design changes or logic additions.

After you change the Fitter optimization option, you will re-run timing analysis and see the performance differences with the new setting.

Global Optimization Logic Synth Optimization Options © Pack design © Spread design	Esis Utilization Options
Advanced options Balance Partitioning Spread Placement	

Change the Fitter Options (continued)

To change the Fitter optimization options and re-run timing analysis:

- In the Project Manager, choose Tools ⇒ Global Project Optimization to open the dialog.
- 2. On the Global Optimization tab, select **Pack Design** and then click **Apply**. Click **Close** to close the dialog.

Note: You must click **Apply** to register the changes in the dialog.

- In the Sources window, select the target device. Then in the Processes window, double-click Timing Analysis to open the Peformance Analyst. Notice this runs the Fitter again.
- 4. Select **fmax** and click **Run**. The overall timing results appear in the spreadsheet. Notice the the performance has improved. Now the longest delay is 10.1 ns.

Note: Your numbers may differ from those in this example. What is important to notice is the "relative" improvement in performance compared to the previous run.

- 5. Double-click inside the highlighted cell to open the Extended Path dialog and analyze the timing results of an individual path. Again, notice that the cumulative total has improved.
- 6. Close both spreadsheet dialogs without saving.



5

10xb_2_1	C Destination:out3.0	0				
Ūk 🗍		From	To	Delay Type	Value (ns)	Cum Total (ns)
	delay path	b_2_C	b_2_0	toosi	4.0	4.0
Ptint		0_2_d	O.thu	tBLK+tPT*2	2.1	6.1
Help		Q.Etuo	O.Chuo	ISS	4.0	10.1

Task 10 Backannotate Project Assignments

You can backannotate assignments from the Fitter output to the project constraint file using the Backannotation tab on the Constraints Options dialog. This feature lets you retain the assignments made by the Fitter so they can be used in the future.

You can only backannotate project assignments after the "Fit Design" process has been successfully completed. An error message appears if ispDesignExpert detects that this process did not complete successfully.

To backannotate assignments:

- In the Project Manager, choose Tools ⇒ Backannotate Project Assignments to open the Constraints Options dialog.
- 2. Select **Pin, Block, and Macrocell Assignments**, and then click **Apply**.
- 3. Click **Yes** to continue, and then click **Close**. Notice that the green check mark next to Timing Analysis is removed, indicating that timing constraints have changed and that the design should be processed again.
- 4. Now open the Constraint Editor and view the file contents. In the Sources window, select the device. In the Processes window, double-click **Constraint Editor** to open it.

The picture on the right [4] shows the smaller file containing the constraints set earlier in Task 5. The larger file on top contains the constraints that have been backannotated.

Notice that there are many more constraints now than there previously were. Also notice that

the constraints you specified in Task 5 are still retained. For example, signal out0 is assigned to pin 6.



Congratulations!

You have completed the Design Implementation and Verification tutorial. In this tutorial you have learned how to:

- choose a device family and select a specific device.
- compile a source file, changing your design entry format into Boolean equations.
- import a test vector file into the project, and then run equation simulation and view the results using the Waveform Viewer.
- use the Constraint Editor to specify pin and node assignments, group assignments, pin reservations, power level settings, output slew-rates and JEDEC file options for the Fitter.
- set optimization options for the Fitter using the Global Optimization dialog.
- run the Fitter and open the Fitter report.
- use the Performance Analyst to analyze the timing results.
- change the Fitter optimization options and re-analyze the timing results.
- backannotate the project assignments and view them using the Constraint Editor.

Tutorial 9 Design Implementation and Verification for GAL Devices

This tutorial presents the basic operation of a GAL design, focusing on the tasks and design tools needed to implement and verify a GAL design.

Prerequisites

Before attempting this tutorial, you should complete the Schematic and ABEL-HDL Design Entry tutorial.

Learning Objectives

When you are finished with this tutorial, you should have a basic understanding of steps and tools necessary to implement and verify a GAL design using the ispDesignExpert software.

Time to Complete This Tutorial

On average, the time to complete this tutorial is about 30 minutes.



Task 1 Open a Project

To continue with this tutorial, open an example project.

To open the example project.

- Choose File ⇒ Open Example and select
 \ispLSI_GAL\gal\brakelite\braklite.
 syn.
- 2. Click Open.
- 3. The Brake Light Controller project is opened in the Project Navigator.

pen Example	e Project		? ×	
Look <u>i</u> n:	🔄 braklite	- 🖻 🖻	E 🔳	
braklite.syn				
				- 1
File <u>n</u> ame:	braklite.syn		Open	
– Files of <u>t</u> ype:	Project Files (*.syn,*.dpj)		Cancel	
-	· ·	[<u>Open</u>	

		D:\ISPTOOLS\ISPSYS\EXAMPLES
	Eile View Source Process Options	Window Tools Help
	Sources in Project:	Processes for Current Source:
	Brake Light Controller	C Link Design
	GAL16V8ZD-12QP	Linked Equations
	Control-vectors	Fit Design
	Control (control.abl)	Pre-Fit Equations
		Post-Fit Equations
		Fitter Report
2		Create Fuse Map
3		Chip Report
		JEDEC File
		Verilog Post-Route Simulation Model
		VHDL Post-Route Simulation Model
	Double-click to choose a different device.	Double-click the item in the list or select the "Start" button to start the process. Select the "Properties" button to start the property editor.
	New Open	Start View Properties Log
	Ready	

Task 2Change your Device

The Project Navigator lets you target your design to a specific device at any time during the design process. We have opened an example project with a GAL16V8ZD-12QP device. In this task, you will change to select another desired GAL device for your design.

To change a device:

- In the Sources window, double click the Device icon. The Device Selector dialog box opens. The dialog box shows the available device families and the devices in the selected family.
- 2. In the Device Selector dialog box, select GAL device family. Select GAL22V10C-5LJ from the Part Name field. Accept the default settings and then click **OK**.
- 3. The Confirm Changes dialog box appears prompting you to confirm your device change. Click **Yes** to confirm that you wish to change the device. When you change devices, the ispDesignExpert software design environment reconfigures to facilitate designing with the selected device.

Note: Depending on the device you choose, the Confirm Changes dialog box does not appear for all the devices.




Task 3 Run Functional Simulation

Functional Simulation, pre-route design verification, often occurs before the design has been fitted and routed. It helps you find logical or coding error in early design cycle. Functional Simulation uses test vectors to simulate the design logic or equations, independent of any device. The more comprehensive and detailed your test vectors are, the more useful your simulation results will be.

The Lattice Logic Simulator applies the inputs from the test vectors to the simulated circuit and compares the simulated output with the output specified in the test vectors. If there is any difference, an error is indicated.

Test vectors can be specified in two ways. The most commonly used is to put test vectors into an ABEL-HDL source. The other way is to create a "real" test vector file (*design.abv*). The advantage of placing test vectors in an ABV file is it can save more time in the simulation process. Once you place test vectors in the ABV file, you will be able to change the test vectors and resimulate without having to recompile the logic. This can make a significant difference in large hierarchical designs.

In this sample project, we have specified the test vectors in the ABEL-HDL source.

		- [D:\ISPTOOLS\ISPSYS\EXA DX
	D 🗃 🖬 Strategy: Normal	
	Sources in Project:	Processes for Current Source:
	🗐 Brake Light Controller	Compile Test Vectors
	GAL22V10C-5LJ	Compiler Listing
	control-vectors control (control.abl)	Simulate JEDEC File
Text Editor - [control.abl]		JEDEC Simulation Report
File Edit View Template		Functional Simulation
		Timing Simulation
Test Vectors (ICLK LOF R	BI,LBI] -> [LB3,LB2,LB1,LB0,RE	
"Initial	DI,EDI] / [ED3,ED2,ED1,ED0,KE	uble-click the item in the list or select the art" button to start the process. Select
	0,0]->[z,z,z,z	"Properties" button to start the
"Quiescent		tart View Properties Log
[c, 0,	$0, 0] \rightarrow [1, 1, 1, 1]$	
[c, 0,	$\begin{array}{cccccccccccccccccccccccccccccccccccc$	
[c , 0, "Right Turn	0,0]->[1,1,1,1	
[c, 0,	1,0]->[1,1,1,1]	
	1,0]->[1,1,1,1,1	
[c, 0,	1,0]->[1,1,1,1,1]	. ,
[c, 0, [c, 0,		
Ln 1 Col 1 138 WF	R Rec Off No Wrap DOS INS	

Run Functional Simulation (Continued)

To run Functional Simulation:

- Select the test vector icon from the Sources window of the Project Navigator. Double click the associated Functional Simulation process or click the View button at the bottom of the Project Navigator to launch Simulator Control Panel. At this moment, the Simulator starts to get functional netlist information. Because the netlist files have been generated before logic synthesis, partitioning, or fitting is performed, you will be able to find logical or coding errors at an earlier period of the whole design cycle.
- 2. The ispDesignExpert Process dialog box appears momentarily. When this process is completed successfully, the Simulator Control Panel is launched.
- In the Simulator Control Panel window, click the Run icon from the toolbar or choose Simulate ⇒ Run to start the simulation.

Note: Keep the **View** \Rightarrow **Show Waveforms** menu item checked in the Simulator Control Panel so that the Waveform Viewer will automatically be opened with the waveforms of the simulated signals.



Run Functional Simulation (Continued)

4. When the simulation runs to an end, you can compare the Functional Simulation results with the expected values specified in the test vectors. If there is any difference between the simulation results and the specified values such as the stimulation time, signal name, expected values, or actual value, messages will be printed in the Simulator Control Panel window. Or you can view the messages in the LOG file by choosing View ⇒ Simulator Log.

Refer to the <u>Design Verification Tools User</u> <u>Manual</u> for more information on simulation.

👺 Report Viewer - [control.slq]
Elle Edit View Options Window Help
Simulator. Version 1.1 Copyright (c) 1998-1999 by Lattice Semiconductor Corporation.
Initializing mapping data.
Initializing mapping data successfully.
ticksize 100 ps
stepsize 100000 ps mode unit
Loading netlist
Loading netlist successfully.
run 15,400.0 ns Operation RUN ends.
operation RON ends.
Ln 1 Col 1 11 RO Rec Off No Wrap DOS INS
4

Task 4Fit Design

Now you can fit your design to the target device. Use the Fit Design process, you can run the ispExpert Compiler to automatically assign the pins and nodes of your design to physical pins and nodes in the device you have chosen. Several fit strategies can be selected in the Properties dialog box. You can view the Fitter Report of your design after running the Fit Design process.

To fit your design and view the report:

- Select the device icon in the Sources window. In the Processes window, select the Fit Design process. (If you need to change properties associated with this process, click the **Properties** button at the bottom of the Project Navigator or choose **Process** ⇒ **Properties** to open the Properties dialog box. Change the options of the properties. Close the Properties dialog box.) Double click the Fit Design process or click the **Start** button. The ispDesignExpert software starts the fitter process.
- 2. When the process is finished, double click the Fitter Report process in the Processes window or click the View button at the bottom of the Project Navigator to display the Fitter Report (.fit) in the Report Viewer. If there is any syntax error in the compilation procedure, the software displays errors in the report and an error indication (red X) appears beside the Fit Design process in the Processes window.
- 3. Close the Report Viewer.

Note: If the target device is among the GAL6001B, GAL6002B, or GAL20XV10B device families, no Fit Design process is available in the Processes window.



Task 5 Create Fuse Map

After fitting the design, you can create a fuse map in JEDEC format for your design. The resource utilization report will be automatically displayed in the Report Viewer. The JEDEC or PROM file and resource utilization report are generated by the FUSEASM application. Several JEDEC and report properties can be set in the Properties dialog box.

To create a fuse map and view the JEDEC file:

- With the device icon highlighted in the Sources window, select the Create Fuse Map process. (If you need to set properties for this process, click the **Properties** button at the bottom of the Project Navigator or select **Process** ⇒
 Properties. Change the options of the properties in the prompt Properties dialog box. Close the Properties dialog box.) Double click the Create Fuse Map process or click the **Start** button. This starts the process of creating a fuse map and generating a JEDEC file.
- When the process is completed successfully, you will find a green check mark beside the Create Fuse Map Select process as well as the JEDEC File process. Select the JEDEC File process and click on the View button at the bottom of the Project Navigator. The JEDEC file generated can be viewed in the Report Viewer.

Note: If your target device is in the GAL6001B, GAL6002B, or GAL20XV10B family, you need to add pin locking to the ABEL-HDL or schematic source file before running the Create Fuse Map process.



Task 6 Simulate JEDEC Files

JEDEC simulation uses the test vectors specified in the top-level ABEL-HDL source to simulate your GAL design's JEDEC file as a final indication that the information to be programmed into your GAL is correct.

To simulate the JEDEC file for your design:

- Choose the test vectors icon in the Sources window. Double click the Simulate JEDEC File process from the Processes window or click on the Start button at the bottom of the Project Navigator.
- When the simulation is done, double click the JEDEC Simulation Report process. When the process is completed, the JEDEC Simulation Report (.smj) is opened in the Report Viewer.
- Double click the JEDEC Simulation Waveform process. Or highlight the JEDEC Simulation Waveform process and click the View button. The waveforms of the simulated signals are displayed in the Waveform Viewer. Refer to the <u>Design Verification Tools User Manual</u> for information on how to view waveforms.





Task 7 Run Timing Simulation

Post-route timing simulation confirms that your design is compatible with the timing and propagation delays that exist in a specific device.

You can specify the test vectors as discussed in Task 3.

To run Timing Simulation:

- Select the test vector icon from the Sources window of the Project Navigator. Double click the associated Timing Simulation process or click the **Start** button at the bottom of the Project Navigator to launch Simulator Control Panel. At this moment, the Simulator starts to get timing netlist information.
- The ispDesignExpert Process dialog box appears momentarily. The Select Speed Grade dialog box appears. Choose the desired speed of the device from the list and click **OK** to close the dialog box. The process goes until it is completed successfully. The Simulator Control Panel is launched.
- In the Simulator Control Panel window, click the Run icon from the toolbar or choose Simulate ⇒ Run to start the simulation.
- 4. When the simulation ends, you can view the simulation results in Waveform Viewer.

Note: Keep the **View** \Rightarrow **Show Waveforms** menu item checked so that the Waveform Viewer will automatically be opened with the waveforms of the simulated signals.

Refer to the *Design Verification Tools User Manual* for more detailed information.



Congratulations!

You have completed the Design Implementation and Verification for GAL Devices tutorial. In this tutorial, you have learned how to:

- open an example project in ispDesignExpert
- change the device
- run Functional Simulation
- fit a design
- create a Fuse Map
- simulate JEDEC Files
- run Timing Simulation

Tutorial 10 Design Implementation and Verification for PAL Devices

This tutorial presents the basic operation of a PAL design, focusing on the tasks and design tools needed to implement and verify a PAL design.

Prerequisites

Before attempting this tutorial, you should complete the Schematic and ABEL-HDL Design Entry tutorial.

Learning Objectives

When you are finished with this tutorial, you should have a basic understanding of steps and tools necessary to implement and verify a PAL design using the ispDesignExpert software.

Time to Complete This Tutorial

On average, the time to complete this tutorial is about 30 minutes.



Task 1 Open a Project

To continue with this tutorial, open an example project.

To open the example project.

- Choose File ⇒ Open Example and select ispLSI_GAL\GAL\braklite \braklite.syn.
- 2. Click Open.
- 3. The Brake Light Controller project is opened in the Project Navigator.

Laok jn	angha Project	× •		
图 braki ie. o				
File pares:	baskin on		<u>Open</u>	

Sources in Project:	Paratises for Current Source:
Evelos Light Controller Controller Control-scope Control (control.ab)	Ciri Dation Pro-Fit Equations Signal Crass Parterance Fitter Report Past-Fit Equations Ciria Report JEDEC File
Duudele allek tu ohuose a different device.	Double shak the tens in the first or select the "Shat" butters to process. Select the "Properties." butters to shart the propert

Task 2Change your Device

The Project Navigator lets you target your design to a specific device at any time during the design process. We have opened an example project with the ispLSI Default device. In this task, you will change to select a desired PAL device for your design.

To change a device:

- In the Sources window, double click the **Default Device**. The Device Selector dialog box opens.
 The dialog box shows the available device families and the devices in the selected family.
- 2. In the Device Selector dialog box, select **PAL** device family. Select **PAL22V10** from the Part Name field. Accept the default settings and then click **OK**.
- 3. The Confirm Changes dialog box appears prompting you to confirm your device change. Click **Yes** to confirm that you wish to change the device. When you change devices, the ispDesignExpert software design environment reconfigures to facilitate designing with the selected device.

Note: Depending on the device you choose, the Confirm Changes dialog box does not appear for all the devices.



	Select Device: Family: PAL	Speed grade: (ns) -5	Device Informatio	
	Device:	Package	Logic cells:	-
2-3	PALCE22V10	28PLCC	1/0 cells:	10
23	PALCE16V8	Operating conditions:	1/0 pins	10
	PALCE22V10 PALCE20BA10	Commercial 💌	Dedicated input:	12
	PALCE24V10 PALCE26V12	Power:	Output enable:	any
	PALCE29M16	Half	lee:	125 mA
	Part Name:			
	PALCE22V10H-5JC/5	•		

Task 3Fit Design

Now you can fit your design to the target device. Use the Fit Design process, you can run the compiler to automatically assign the pins and nodes of your design to physical pins and nodes in the device you have chosen. Several fit strategies can be selected in the Properties dialog box. You can view the Fitter Report of your design after running the Fit Design process.

To fit your design and view the report:

- In the Sources window, select the target device (PALCE22V10) if not already selected. In the Processes window, double-click Fit Design.
- When the process is finished, double-click the Fitter Report in the Processes window. If there is any syntax error in the compilation procedure, the software displays errors in the report and an error indication (red X) appears beside the Fit Design process in the Processes window.
- 3. Close the Report Viewer.

Note: If the target device is among the GAL6001B, GAL6002B, or GAL20XV10B device families, no Fit Design process is available in the Processes window





Task 4 Create Fuse Map

After fitting the design, you can create a fuse map in JEDEC format for your design. The resource utilization report will be automatically displayed in the Report Viewer. The JEDEC or PROM file and resource utilization report are generated by the FUSEASM application. Several JEDEC and report properties can be set in the Properties dialog box.

To create a fuse map and view the JEDEC file:

- Select the target device (PALCE22V10). In the Processes window double-click Create Fuse Map. This starts the process of creating fuse map and generating JEDEC file.
- 2. When the process is completed successfully, a green check mark appears beside the Create Fuse Map as well as the JEDEC File process.
- 3. In the Processes window select **JEDEC File** and click on the **View** button at the bottom of the Project Navigator. The JEDEC file generated can be viewed in the Report Viewer.





Task 5 Simulate JEDEC Files

JEDEC simulation uses the test vectors specified in the top-level ABEL-HDL source to simulate your PAL design's JEDEC file as a final indication that the information to be programmed into your PAL is correct.

To simulate the JEDEC file of your design:

- In the Sources window, select control-vectors. Double-click Simulate JEDEC File in the Processes window.
- When the simulation is done, double-click JEDEC Simulation Report in the Processes window. When the process is completed, the JEDEC Simulation Report (.smj) is opened in the Report Viewer.
- In the Processes window double-click JEDEC Simulation Waveform. The waveforms of the simulated signals are displayed in the Waveform Viewer. Refer to the <u>Design Verification Tools</u> <u>User Manual</u> for information on how to view waveforms.





Congratulations!

You have completed the Design Implementation and Verification for PAL Devices tutorial. In this tutorial, you have learned how to:

- open an example project in ispDesignExpert
- change the device
- fit a design
- create a Fuse Map
- simulate JEDEC Files

Part IV: Simulation with ispDesignExpert

Tutorial 11 Simulating a Design with the Lattice Logic Simulator

This tutorial shows you how to run the Lattice Logic Simulator for a design implemented in an ispLSI device.

Prerequisites

Before attempting this tutorial, you should complete the Design Implementation and Verification for ispLSI Devices tutorial.

Learning Objectives

When you are finished with this tutorial, you should know how to simulate an ispLSI design in ispDesignExpert. You will also understand how to view the simulation results and use the Lattice Logic Simulator interactive features to debug the design.

Time to Complete This Tutorial

The time to complete this tutorial is about 30 minutes.



Task 1Create a New Project in ispDesignExpert

Create a directory to save your tutorial example. In the example of this tutorial, the directory used is tutor.

To create a new project:

- In the Project Navigator, select File ⇒ New Project to display the Create New Project dialog.
- 2. Navigate to the ispTools\ispsys\examples\ispLSI_GAL \abel directory and create a new folder called tutor.
- 3. Go into the new folder and type the name tach for the new project, select Schematic/ABEL as the Project Type, and then click **Save** to load the new project into the Project Navigator.
- 4. Title the project Shaft Encoded Tachometer in the Sources window.
- 5. Double-click the device icon to display the Device Selector dialog and change the device to ispLSI2064VE-200LJ44.
- Select Source ⇒ Import to open the Import File dialog. Navigate to

 $\label\tach and select all .sch and .abl files and then click Open.$

7. The schematic and ABEL-HDL files are imported as design modules into the Sources window of the Project Navigator.

Savejn:	Project		•	e <u>*</u>	?)	-	
							1
							1
Project Name:	tach.syn				<u>S</u> ave		
	tach.syn Project File (*.sy	n)			<u>S</u> ave Cancel		



Task 2 a) Create ABEL Test Vectors

Simulation requires a test stimulus file that specifies the inputs for the simulator. Two types of test stimuli that can be accepted by the Lattice Logic Simulator are:

- n ABEL test vector file (.abv or design-vectors in ABEL-HDL source)
- n graphic waveform file (.wdl)

Test vectors can be specified in two ways:

- n Place test vectors in an ABEL-HDL source. The Project Navigator will create a dummy test vector file (*design*-vectors).
- n Place test vectors in a .abv file.

To create an . abv file:

- From the Project Navigator, select Source ⇒ New to display the New Source dialog.
- 2. Click ABEL Test Vectors in the New field, and then click **OK**.
- 3. This launches the Text Editor, along with the New File dialog. Enter the name for the .abv file and then click **OK**. The Text Editor is displayed with the new .abv file name.
- 4. Enter syntax in the Text Editor. (Refer to the sym1.abv file in the ispTools\ispSys\examples\ispLSI_GAL \abel\tach directory.
- Select File ⇒ Save from the Text Editor to save the file. The . abv file appears in the Sources window of the Project Navigator.



b) Create Waveform Stimulus

To create a .wdl file:

- From the Project Navigator, select Source ⇒ New to display the New Source dialog. Click on Waveform Stimulus in the New field and then click OK.
- 2. The associate Waveform Stimulus dialog appears.

Note: If you associate the waveform stimulus file with the selected device, both functional and timing simulation are supported in the Processes window. However, if you associate the waveform stimulus file with a design module, only functional simulation is available.

- 3. Select the source with which you want to associate the .wdl file, then click **OK**.
- 4. The Waveform Editing Tool (WET) appears with the New Waveform Stimulus dialog. Enter the name for the .wdl file in the WDL File Name field, and click **OK**. The WET appears with the new .wdl file name.

Tip: You can use **Source** \Rightarrow *Import* to add a desired test stimulus from an example project into the Sources window more directly.







b) Create Waveform Stimulus (continued)

- Select Edit ⇒ New Wave and the Add New Wave dialog box displays. Specify a signal name or a bus name and select the polarity for it, then click the Add button to add the name to the display.
- 6. Or, you can import signal names directly from a .naf file using the Edit ⇒ Import Wave command. In the pop-up Import dialog box, select the signals from the left field you need for the new .wdl file and click the Add button to add them to the right field. Click the Show button to display the desired signal(s) to the Waveform Editing Tool window.

Note: If you cannot find a desired . naf, open the corresponding source in the Text Editor or the Schematic Editor. Make a modification to that source, which will not change its original functionality. Save the modified source file. Then, by clicking the **Browse** button in the Import dialog box, you will be able to find the relevant . naf file in the pop-up Import Naf File dialog box.

In the Waveform Editing Tool, select
 Options ⇒ Timing Options. Set appropriate
 time units and press Save As Defaults button.



b) Create Waveform Stimulus (continued)

8. In the Waveform Editing Tool window, click on clk which you want to create a waveform for. The name is highlighted with light gray diagonal lines. Move the mouse to the waveform section of the window and click where you want the first transition. (You must click in the same row of the highlighted name.) A line is drawn to show the first section (called a Pulse) of the waveform.

Note: The Selected Bit Pulse dialog box gives you complete control over the state and duration of each Pulse. Select the state in the States list box for the signal, and specify the duration in the Duration text box.

9. Click again to create the second transition. The second Pulse is drawn at the opposite state of the first Pulse. Continue clicking to complete the waveform.

Tips: You may drag to select any arbitrary section of a waveform (at least across one transition), and specify the repeat times in the dialog box to repeat the pattern automatically.

Click and drag the mouse within one pulse. (Do not drag the mouse over the transitions at either end.) The dragged region is converted to the opposite polarity.

- 10. Repeat the Step 7 and 8 to complete editing the waveforms of other input signals as you desired.
- 11. Select **File** \Rightarrow **Save** from the Waveform Editing Tool to save the changes.





Task 3 Run Functional Simulation and View Simulation Results

To run functional simulation:

- In the Sources window, select the test stimulus (.abv or .wdl file).
- 2. In the Processes window, double-click **Functional Simulation**.

The Simulator Control Panel is displayed and the netlist is loaded.

- Click the Run icon or select Simulate ⇒ Run to start simulation.
- When the message Operation RUN ends appears in the Simulator Control Panel, select Tools ⇒ Waveform Viewer to open the Waveform Viewer with the simulation results.

Tip: If you keep **View** \Rightarrow **Show Waveforms** checked, the Waveform Viewer will be displayed during the simulation to show you the simulation results dynamically.

Note: All the signals specified in the .abv or .wdl file will be automatically shown in the Waveform Viewer after simulation. If the Waveform Viewer has been modified and saved for the project, waveforms for the modified signals will be shown after next simulation.



Run Functional Simulation and View Simulation Results (continued)

- If you want to add more waveforms to the Waveform Viewer window to view, you can select Edit ⇒ Show command and Show Waveforms dialog box appears.
- 6. The Instances list box initially displays the top level of the hierarchy. Clicking **Push** displays the hierarchical level (if any) below the top level. All signals at a given level are shown in the Nets list box. To add a signal to the display, click on its name, then click the **Show** button. (Or just double-click on the signal's name.) The signal with its waveform is immediately added at the bottom of the Waveform Viewer display.
- 7. If you want to combine two or more signals into a "bus" display, multi-select the signals you want to create for a bus, choose Edit ⇒ Add to Bus, the Show Waveforms dialog box appears. You can manually edit the Bus Member list and specify the bus name as you want.
- 8. Save or update your changes to the bus, then click on the **Show** button to add the bus to the Waveform Viewer display.

Tip: The **View** commands change the horizontal time dimension. Different time segments of the displayed waveforms can be viewed. The commands of **Zoom In / Zoom Out / Pan / Full Fit** and the Scroll Bars help you to manipulate the waveform display area.







Task 4Analyze Simulation Results

To view logic level and time measurements:

- Select Object ⇒ Query, click on the waveform you want to query. The prompt line display the time and logic level at the cursor position.
- 2. Move the query cursor to the first event, set the Marker at this location with the **Place Marker** command; Move the query cursor to the second event. The relative time between these two events is shown on the prompt line under the heading 'Delta'.

To cross-probe:

- 3. In the Project Navigator, select a schematic source.
- 4. Double-click **Hierarchy Navigator** in the Processes window of the Project Navigator when the Waveform Viewer is running.
- 5. Select **Tools** \Rightarrow **Probe Item**, then click on the desired net in the Hierarchy Navigator and the waveform for that net is added to the display.
- 6. The logic values determined during simulation are displayed on the schematic loaded in the Hierarchy Navigator. As the query cursor is clicked at different points along the time line, the logic values on the schematic change to those for that simulation time.



Task 5 Compare Simulation Results with Expected Values

You can specify the expected values in the .abv or .abl file for functional simulation. If the actual simulation results are different from the expected values, the Lattice Logic Simulator will display the simulation time, signal name, expected value, and actual value in the Simulator Control Panel window.

The message can also be viewed through the log file that you can access from $View \Rightarrow Simulator$ Log in the Simulator Control Panel. Choosing this menu item opens the Report Viewer.



Task 6 Interactively Debug the Design and Rerun Simulation

The Lattice Logic Simulator has a full set of interactive features. These features allow you to single-step your design, force and preset signals, and set breakpoints as you debug your design.

The Signals \Rightarrow Next Test Vector(s) command in the Simulator Control Panel enables you to do simulation if there are more than one test_vectors sections defined in a .abv file. Choose the menu item, the simulator starts to read the next test_vectors section. Click **Run** to start simulation with the next test_vectors.

Breakpoints allow you to stop simulation when a set of signals reach the predefined states. The Breakpoints dialog on the top of the right column of this page allows you to create new breakpoints, edit an existing breakpoint, and arm/disarm breakpoints. You can create breakpoints at any time during the simulation. You can also arm/disarm breakpoints interactively.

To single-step the design after resetting the simulator:

- 1. In the Simulator Control Panel, type 200ns into the Step Interval edit box.
- Click the Step icon or select Simulate ⇒ Step several times. Each time you step, the simulation advances 200ns in the Simulator Control Panel window. The Waveform Viewer is displayed simultaneously to show the simulation results.





Interactively Debug the Design and Rerun Simulation (continued)

Forcing a signal allows you to set its state to a specified value regardless of how it is being driven by the circuit. Presetting a signal momentarily forces a signal to a specified value and then allows the circuitry to take over driving it.

To force a signal:

- Select Signals ⇒ Debug from the Simulator Control Panel to open the Debug dialog.
- 2. In the Available Signals list box, highlight P0.
- In the drop-down list beside "=", choose a desired signal state, for example, x (Don't Care).
- 4. Click the **Force** button. The signal appears in the list box on the right field, along with the designation f X.

 ${\tt f}$ means forced; ${\tt X}$ indicates the desired state which the signal will be forced to.

5. Click the **Run** icon or select **Simulate** \Rightarrow **Run** to rerun the simulation.

The signal P0 appears in X state in the Waveform Viewer window.

Note: If there is only one test_vectors section in the ABEL test vector file, you need to reset the simulator before you can force a signal. If there are more than one test_vectors sections, you can force a signal in the next test_vectors without resetting the simulator.



Task 7 Run Timing Simulation

After successfully completing placement and routing in the Compile Design process, ispDesignExpert generates a timing netlist for timing simulation. Timing simulation then proceeds very much as it does for functional simulation.

To run timing simulation:

- 1. In Sources window, select the test stimulus (.abv or .wdl file).
- 2. In the Processes window, double-click the Timing Simulation process.
- The Simulator Control Panel is displayed. You can run the simulation and view the simulation results as described in <u>Task3</u>, <u>"Run</u> <u>Functional Simulation and View Simulation</u> <u>Results.</u>"



Task 8 Run the Stand-alone Simulator

The Lattice Logic Simulator can be invoked in its stand-alone mode by selecting **Tools** \Rightarrow **Lattice Logic Simulator** from the Project Navigator. The stand-alone simulator enables you to simulate a design or stimulus file outside the current project.

To run the stand-alone mode simulator:

- Select Tools ⇒ Lattice Logic Simulator from the Project Navigator. The Simulator Control Panel appears in its stand-alone mode.
- Select File ⇒ Open Design from the Simulator Control Panel. The Open Design dialog displays.
- 3. In the Files of type field, select the type of design you want to open.
 - For functional simulation, choose design file *.edn or *.edf
 - For timing simulation, choose design file *.sim

Select the desired file in the file list window, and click **Open**. The design file is loaded into the Simulator Control Panel window.

Note: The **Open Stimulus** command will not be enabled until you have opened a design file.

- Select File ⇒ Open Stimulus, and the Open Stimulus dialog displays.
- 5. Select a stimulus file (*.wdl, *.abv, or *.abl) and click **Open** to load the stimulus file into the Simulator Control Panel.

Tip: The stimulus file must be in the same directory with the loaded design file.

A message "Loading netlist successfully" appears in the Simulator Control Panel window. You can start the simulation as described in the previous tasks.





Congratulations!

You have completed the Simulating a Design with Lattice Logic Simulator tutorial. In this tutorial you have learned how to:

- create a new project.
- create an ABEL test vector file.
- create a graphic waveform stimulus.
- run functional simulation.
- analyze the simulation results with the Waveform Viewer and the Hierarchy Navigator.
- compare the functional simulation results with the expected values.
- use interactive features to debug the design and rerun simulation.
- run timing simulation.
- run the stand-alone simulator.

This tutorial shows you how to simulate a gate-level netlist for a Lattice CPLD device after it has been implemented with ispDesignExpert. This tutorial uses a MACH device, begins with a completed VHDL design, and ends when the gate-level netlist file is simulated using Model*Sim*.

Learning Objectives

When you are finished with this tutorial, you should know how to generate a VHDL netlist and SDF file in ispDesignExpert. You will also understand how to import these files to ModelSim, run a simulation, and view the results.

Time to Complete This Tutorial

The time to complete this tutorial is about 30 minutes.



Task 1 Create a Structural Netlist in ispDesignExpert

Before beginning your final verification after a design has been implemented, you must create a simulation netlist.

From the ispDesignExpert program you can output VHDL or Verilog gate-level netlists and Standard Delay Format (SDF) files. These netlists can then be simulated in ModelSim using MACH primitive libraries provided with ispDesignExpert and a user created test bench.

To create simulation input files.

- 1. Start ispDesignExpert, if it is not already running.
- Choose File ⇒ Open Example and open the
 ..\Mach_pal\Tutorial\Tutor5\
 alarmclk.syn file.
- 3. In the Sources window, select the target device. Double-click **Fit Design** in the Processes window.
- Now you want to create the post-fit timing simulation files. Choose Tools ⇒ Generate Timing Simulation Options. This dialog lets you specify the format of the simulation file. Leave the default options (VHDL and SDF) and click OK.
- 5. In the Processes window, double-click Generate Timing Simulation Files. ispDesignExpert creates two files that you will use later to simulate the design: alarmclk.vho (VHDL net list file) and alarmclk.sdf (timing delay file).



Task 2Start ModelSim and Create a Project

To start ModelSim:

- In ispDesignExpert, choose Tools ⇒ ModelSim Simulator. ModelSim starts with the Transcript window open. Maximize the Transcript window.
- Change to your design directory. Choose File ⇒ Directory to open the dialog. You should be in the ..\Mach_pal\Tutorial\Tutor5 directory. Click OK.
- 3. Now you need to create a new project file in your working directory. This project file will remember things about your environment (such as window sizes and positions, simulation options, etc.), so that next time you work in this directory, ModelSim will automatically reload your environment for you. Choose Project ⇒ New. In the dialog, type modelsim.ini, and then click Create. ModelSim sets the project file to the specified path.

Note: ModelSim automatically loads a new project file when you change directories. If there is a modelsim.ini file in the directory you change to, it will be loaded. If there is not one there, the original modelsim.ini file will be loaded. Therefore, to avoid overwriting the original modelsim.ini file, it is important that you create a new file.

 Before you can compile a VHDL source file, you need to create a design library to hold the compilation results. Choose Library ⇒ New. In the dialog, type work, and then click Create. This creates a VHDL library named *work* under the current directory.

Note: To create a library folder, you must use the previous step. You cannot use the DOS "mkdir" command or Microsoft Windows to create this directory.



Task 3 Compile the Design

Now you are ready to compile the design. ModelSim compiles one or more VHDL design units with a single invocation of VCOM, the VHDL compiler. The design units are compiled in the order that they appear on the command line. For VHDL, the order of compilation is important – you must compile any entities or configurations before an architecture that references them.

In this tutorial, there are two files that you will compile: alarmclk.vho, the VHDL netlist file, and alarmclk_TB.vhd, the test bench file.

To compile the design:

- 1. Choose File \Rightarrow Compile VHDL to open the dialog.
- 2. In the File Name field, type * .vho and press **Enter** to view the files.
- 3. Select the alarmclk.vho file and click Compile to invoke VCOM, the Model Technology VHDL compiler.
- 4. When the process is complete, click **Done** to close the dialog.
- Now you have to compile the test bench file. Choose File ⇒ Compile VHDL to open the dialog again.
- 6. Select the alarmclk_TB.vhd file and click Compile.
- 7. When the process is complete, click **Done** to close the dialog.





Task 4Prepare to Run the Simulation

After compiling the design units, you can proceed to simulate your designs with VSIM.

To start the simulation process:

- Choose File ⇒ Simulate to open the dialog. The Simulate a Design dialog has four tabs— Design, VHDL, Verilog, and SDF—that let you select various simulation options.
- 2. On the Design tab, select the test bench design unit, **alarmclk_tb**.
- 3. Click **Add** to add the test bench file and the architecture to the timing simulation.
- 4. On the SDF tab, click **Browse** and select the timing delay file, ..\Tutor5\alarmclk.sdf.
- 5. Click **Open** to add the timing delay file to the timing simulation.
- 6. The Apply to Region field lets you specify the design region to use with the selected SDF options. Type a design module instantiation label: **/UUT**.
- 7. Click OK.

Simulate a Design ? ×	
Simulator Resolution: ms	1-3
Simulate alarmatik_to tb_anchitecture Add	4
Architecture: 15_architecture	Sedect SDF file: Look ji: Tuto5 Diff Tuto5 Diff Tuto5 Diff Tuto5
OK Cancel Assign	Filegane danick.of File ofgae (SOF File (* of)
SDF File: alaimelik.edf Browse Delay Selection: two T Apply to region //UUT	5-7
Multi-Source Delay: Tatest	
OK. Dancel Accy	
	4

Task 5Set up the Windows to View the Results of the Simulation

In addition to the Transcript window, the ModelSim application window also accommodates seven other windows for use during your design compilation, simulation, and debugging. They are the List, Signals, Source, Structure, Process, Variables, and Wave windows.

To open all windows:

- 1. Maximize the ModelSim application.
- 2. Choose $View \Rightarrow AII$ to open all of the ModelSim windows.
- Choose Window ⇒ Tile Vertically to organize the windows.

Note: The windows in your application may not be organized exactly like the picture on the right. That's okay.



Task 6 Add Signals in Region to Wave and List Windows

The Wave and List windows let you view the results of your simulation in either waveform or table formats.

To add signals in region:

- 1. Close the **Source**, **Variables**, **Signals**, and **Process** windows.
- Choose Window ⇒ Tile Vertically to resize the windows again. Your screen should look something like the one on the right.
- 3. The Structure window provides a hierarchical view of the structure of your design. A level of hierarchy is created by each HDL item within the design. In the Structure window, select the top-level structure-the test bench (alarmclk_tb).
- Choose Signals ⇒ Add to Waveform ⇒ Signals in Region. The software displays all signals and nets in the HDL item selected as the current region (alarmclk_tb).
- Now choose Signals ⇒Add to List ⇒ Signals in Region. The software lists all signals and nets in the HDL item selected as the current region (alarmclk_tb).



Task 7 Specify Simulation Options and Run the Simulation

To specify simulation options.

- 1. Choose **Options** \Rightarrow **Simulation Options** to open the dialog.
- 2. On the VSIM tab, the Default Run Length is 100 ns. Change this to **2100** ns and click **OK**.
- A dialog appears asking you "Do you wish to save the new settings in your project file?" Click Yes. This saves the setting to the modelsim.ini file you created at the beginning of the tutorial.
- 4. Click **Run**. The **Run** command advances the simulation by the specified number of timesteps (2100 ns).

Notice the content of the **Wave** and **List** windows has changed.

The Wave window displays the waveforms of the included signals. The data displayed in this window should match the results you had in your functional simulation, except timing delays have been added.

Notice that The List window displays the information in table format.



Task 8 Save the Configuration and Re-run the Simulation

You can save the List and Wave window configurations. This lets you re-run a simulation more quickly.

To save the configuration and re-run the simulation:

- In the List window, choose File ⇒ Save Configuration to open the dialog.
- 2. Make sure you are still in your project directory (Tutor5), and save the file as list.do.
- 3. Follow the same procedure for the Wave window, except name the file wave.do.
- In the main window, choose File ⇒ End Simulation. Click Yes to the question.
- 5. Now, start a new simulation run using the saved configurations. On the toolbar, click **VSIM** to open the dialog.
- 6. Add the test bench file (alarmclk_tb) to the simulation and click **OK**.
- In the Transcript window command line, type do list.do, and then press Enter. The software reloads the saved List configuration.
- 8. At the command line, type **do wave.do**, and then press **Enter**. The software reloads the saved Wave configuration.
- Click Run to run the simulation again. Select
 View ⇒ List to view the List window. Notice that the software updates the content of the List and Wave windows.



Congratulations!

You have completed the Simulating a Design with ModelSim tutorial. In this tutorial you have learned how to:

- create a structural netlist in ispDesignExpert.
- start ModelSim and create a project.
- compile the design.
- prepare to run the design.
- set up the windows to view the results of the simulation.
- add signals in region to the Wave and List windows.
- specify simulation options and run the simulation.
- save the configuration and re-run the simulation.