M32C/80 Series

Using DMACII (Burst Transfer)

1. Abstract

This application note describes how to use DMACII in burst transfer.

2. Introduction

The explanation of this issue is applied to the following condition: Applicable MCU: M32C/80 Series

This program can also be used when operating other microcomputers within the M16C family, provided they have DMACII function. However, some functions may have been modified. Refer to the User's Manual for details. Use functions covered in this Application Note only after careful evaluation.

3. Detailed description

The following explains an example use of DMACII transfer for the case where when an interrupt request which has had its priority level set to 7 by the interrupt control register occurs, data is transferred from one memory location to another by a DMACII transfer a specified number of times successively. During a burst transfer, the user program is not executed. Nor are interrupts accepted.

3.1 DMAC II Transfer Mode

This application note example offers functions of single transfer mode shown in Table 1.


Table 1. Selectable Functions in Single Transfer Mode					
Item	Item Definition				
- (D.)	8 bits	Yes			
Transfer Block	16 bits				
Transfer Data	Immediate data				
	Data in memory	Yes			
Source Direction	Fixed address				
Source Direction	Forward address	Yes			
Dectination Direction	Fixed address	Yes			
Destination Direction	Forward address				
Calculation Transfer	Without Calculation Transfer	Yes			
Function	Function				
	With Calculation Transfer				
	Function				
End of Transfor Interrupt	Interrupts not used	Yes			
End-of-Transfer Interrupt	Interrupts used				
Chained Transfer Function	Not chain transferred	Yes			
Chamed transfer Function	Chain transferred				

 Table 1. Selectable Functions in Single Transfer Mode



3.2 DMAC II Index

The DMAC II index is configured with 8 bytes when interrupts and chain transfers are not used in burst transfer mode. The DMAC II index must be located on the RAM area.





3.3 DMAC II Transfer

The interrupt requests from all peripheral functions whose ILVL2–ILVL0 bits in the interrupt control register have been set to "111b" constitute the cause of requests to DMAC II. In this application note, the INT0 interrupt is used for the cause of DMAC II request.


3.4 Setting Up the Relocatable Vector Table

Set the beginning address of the DMAC II index in the interrupt vector for the peripheral function interrupt that constitutes the cause of DMAC II request.




3.5 Register Setting

To enable the operation defined in "Section 3. Detailed description", the following register settings must be taken place step by step. For detail configuration of each register, please refer to M32C/80 Series HARDWARE MANUAL.









4. Example of a Sample Program

4.1 C language source

```
*
/* FILENAME: rej05b0639_src.c
/* Ver : 1.00
/* FUNCTION: DMACII(Burst Transfer)
*/
 include file
#include <stdio.h>
#include "sfr32c83.h"
/* DMACII
                   * /
struct{
  union {
    struct{
           size:1; /* Transfer Unit Select Bit */
       char
       char
           imm:1;
                     /* Transfer Data Select Bit */
            upds:1;
                      /* Transfer Source Direction Select Bit */
       char
           updd:1;
                      /* Transfer Destination Direction Select Bit */
       char
                      /* Calculation Transfer Function Select Bit */
       char oper:1;
            brst:1;
       char
                      /* Burst Transfer Select Bit */
           inte:1;
                      /* End-of-Transfer Interrupt Select Bit */
       char
           chain:1;
       char
                      /* Chained Transfer Select Bit */
       char
           reserve:7;
       char
           mult:1;
                      /* Multiple Transfer Select Bit */
    }bit;
    unsigned short all;
  }mod;
  unsigned short count;
                      /* Transfer count */
  unsigned char near *sadr;
                       /* Transfer source address */
                        /* Transfer destination address */
  unsigned char near *dadr;
}dm_index;
/* Transfer data array */
static unsigned char near data[5] = {0x11,0x22,0x33,0x44,0x55};
/* Transfer destination */
static unsigned char near dest;
main
                   */
void main(void){
  asm(" fclr i "); /* Interrupt disable */
  /* DMACII setting */
  dm_index.mod.all = 0x0026; /* Transfer Unit:
                                     8bit */
                   /* Transfer Data:
                                  Memory */
```



```
/* Transfer Source:
                                              Forward */
                         /* Transfer Destination:Fixed */
                         /* Calculation Transfer:None */
                         /* Burst Transfer:
                                             Burst */
                         /* Interrupt:
                                           None */
                         /* Chained Transfer: None */
                         /* Multiple Transfer: None
                                                    */
                        /* number of transfer = 5 */
   dm_index.count = 5;
   dm_index.sadr = data;
                          /* Source of transfer = beginning address of the data array */
   dm_index.dadr = &dest;
                           /* Destination of transfer = dest */
   /* Set the interrupt used for DMAC II */
   rlvl = 0x20;
                        /* Interrupt priority level 7 is used for DMAC II transfers */
                          /* INTO interrupt level 7 (used for DMACII) */
   int0ic = 0x07;
   while(1);
}
```

4.2 Relocatable Vector Tables

	vector,ROMDATA	; variable vector tabl		
.org	VECTOR_ADR			
.lword	dummy_int	; BRK (software int 0)		
.lword	dummy_int	i		
.lword	dummy_int	i		
.lword	dummy_int	;		
.lword	dummy_int	;		
.lword	dummy_int	;		
.lword	dummy_int	;		
.lword	dummy_int	;		
.lword	dummy_int	; DMA0 (software int 8)		
	(Omission)			
.lword	dummy_int	; INT5 (software int 26)		
.lword	dummy_int	; INT4 (software int 27)		
.lword	dummy_int	; INT3 (software int 28)		
.lword	dummy_int	; INT2 (software int 29)		
.lword	dummy_int	; INT1 (software int 30)		
.glb	_dm_index			
.lword	_dm_index	; INTO (software int 31)		
.lword	dummy_int	; TIMER B5 (software int 32)		
	(Omis	sion)		



5. Reference

Renesas Technology Corporation Home Page http://www.renesas.com/

E-mail Support E-mail: csc@renesas.com

Hardware Manual M32C/80 Group Hardware Manual (Use the latest version on the home page: http://www.renesas.com)

TECHNICAL UPDATE/TECHNICAL NEWS

(Use the latest information on the home page: http://www.renesas.com)



REVISION HISTORY

Rev.	Date	Description		
Rev.		Page	Summary	
1.00	2005.05.20	-	First edition issued	



Keep safety first in your circuit designs!

 Renesas Technology Corporation puts the maximum effort into making semiconductor products better and more reliable, but there is always the possibility that trouble may occur with them. Trouble with semiconductors may lead to personal injury, fire or property damage. Remember to give due consideration to safety when making your circuit designs, with appropriate measures such as (i) placement of substitutive, auxiliary circuits, (ii) use of nonflammable material or (iii) prevention against any malfunction or mishap.

Notes regarding these materials

- 1. These materials are intended as a reference to assist our customers in the selection of the Renesas Technology Corporation product best suited to the customer's application; they do not convey any license under any intellectual property rights, or any other rights, belonging to Renesas Technology Corporation or a third party.
- 2. Renesas Technology Corporation assumes no responsibility for any damage, or infringement of any third-party's rights, originating in the use of any product data, diagrams, charts, programs, algorithms, or circuit application examples contained in these materials.
- 3. All information contained in these materials, including product data, diagrams, charts, programs and algorithms represents information on products at the time of publication of these materials, and are subject to change by Renesas Technology Corporation without notice due to product improvements or other reasons. It is therefore recommended that customers contact Renesas Technology Corporation product distributor for the latest product information before purchasing a product listed herein.

The information described here may contain technical inaccuracies or typographical errors. Renesas Technology Corporation assumes no responsibility for any damage, liability, or other loss rising from these inaccuracies or errors.

Please also pay attention to information published by Renesas Technology Corporation by various means, including the Renesas Technology Corporation Semiconductor home page (http://www.renesas.com).

- 4. When using any or all of the information contained in these materials, including product data, diagrams, charts, programs, and algorithms, please be sure to evaluate all information as a total system before making a final decision on the applicability of the information and products. Renesas Technology Corporation assumes no responsibility for any damage, liability or other loss resulting from the information contained herein.
- 5. Renesas Technology Corporation semiconductors are not designed or manufactured for use in a device or system that is used under circumstances in which human life is potentially at stake. Please contact Renesas Technology Corporation or an authorized Renesas Technology Corporation product distributor when considering the use of a product contained herein for any specific purposes, such as apparatus or systems for transportation, vehicular, medical, aerospace, nuclear, or undersea repeater use.
- 6. The prior written approval of Renesas Technology Corporation is necessary to reprint or reproduce in whole or in part these materials.
- 7. If these products or technologies are subject to the Japanese export control restrictions, they must be exported under a license from the Japanese government and cannot be imported into a country other than the approved destination. Any diversion or reexport contrary to the export control laws and regulations of Japan and/or the
- Any diversion of reexport contrary to the export control laws and regulations of Japan and/or the country of destination is prohibited.
- 8. Please contact Renesas Technology Corporation for further details on these materials or the products contained therein.