ISIM ACTIVE FILTER DESIGNER NEW, VERY CAPABLE, MULTI-STAGE ACTIVE FILTER DESIGN TOOL



Michael Steffes Sr. Applications Manager 12/15/2010

SIMPLY SMARTER[™]

Introduction to the New Active Filter Designer

- Scope and Intent
- Getting into the tool
- Two Primary Design Flows
 - Semi-automatic design
 - User specified poles and gains for each stage
- From design targets, pick op amps, simulate, and save/share features.
- Example Designs
- Supporting Information



Scope and Intent of the Active Filter Designer

- Intent is to deliver working designs using Intersil's Precision and High Speed Op amps.
- Basic filter types that will be supported
 - Low Pass
 - High Pass
 - Bandpass
- The list above will be the rollout sequence. Low pass filter designs are available at this initial Feb. 2010 release.



• Filter "Type" is the highest level classification.

- Low Pass, High Pass, Notch, Bandpass, Allpass, etc.

• Filter "Order" is the number of poles in the transfer function

- 1st order is just a single energy storage element (like an RC filter)
- 2nd order stages are only complex poles in this tool (Q >0.5)
- 2nd through 6th order filters supported by the tool (built up as a combination of 1st and 2nd order stages no 3rd order stages)

Filter "Shape" describes the pole locations

- Infinite number of possible combinations of multiple pole locations some standard ones include Butterworth, Chebyshev, etc.
- Filter "Topology" describes the op amp implementation to achieve a particular 1st or 2nd order set of filter poles
 - Sallen-Key is one popular one.



Low Pass Active Filter Design Range

The design tool supports a very wide range of requirements

- Cuttoff frequencies from 5Hz to 50Mhz (7 decade range)
- Total filter gain from 1 to 10V/V in semi-automatic design flow but up to 125V/V (3 stage design) in the manual design flow
- Filter order from 2 to 6
- The filter order from 2 to 6 implies from 1 to 3 amplifier stages.
- Higher order filters tend to require extreme element precision to hit the higher Q targets that come along with orders > 6.



Op Amp Model List with New MacroModels

 Table of op amps in the Intersil Active Filter Designer – sorted by VFA then CFA and then by ascending GBP or BW (for CFA) as of Dec. 2010

Single							Single	Dual	Quad
Channel	Topology	GBP/BWr	Nominal	Typ. Is	Min Vcc	Max Vcc	Channel	Versions	Versions
Part#	VFA/CFA	MHz	Total Vcc	mA (at Vcc)			Disable		
							Version		
ISL28194	VFA	0.0035	5	0.00033	1.8	5.5	ISL28194		
ISL28195	VFA	0.01	5	0.001	1.8	5.5	ISL28195		
ISL28158	VFA	0.2	5	0.034	2.4	5.5	ISL28158	ISL28258	
ISL28156	VFA	0.25	5	0.039	2.4	5.5	ISL28156	ISL28256	
ISL28133	VFA	0.4	5	0.018	2	5.5		ISL28233	ISL28433
EL8176	VFA	0.4	5	0.055	2.4	5.5	EL8176	ISL28276	ISL28476
ISL28107	VFA	1	30	0.21	4.5	40		ISL28207	
ISL28117	VFA	1.5	30	0.44	4.5	40		ISL28217	
ISL28113	VFA	2	5	0.09	1.8	5.5		ISL28213	ISL28413
ISL28136	VFA	5.1	5	0.9	2.4	5.5	ISL28136	ISL28236	
ISL28114	VFA	7.7	5	0.4	1.8	5.5		ISL28214	ISL28414
ISL28127	VFA	10	30	2.2	4.5	40		ISL28227	
ISL28110	VFA	12	30	2.6	9	40		ISL28210	
ISL24021	VFA	15	10	2	4.5	19			
ISL28191	VFA	61	5	2.6	3	5.5	ISL28191	ISL28291	
ISL55001	VFA	68	30	9	8	30	ISL55002		
ISL28190	VFA	83.3	5	8.5	3	5.5	ISL28190	ISL28290	
EL8101	VFA	106	5	2	3	5.5	EL8100	EL8201	EL8401
EL5103	VFA	165	10	5	5	12.6	EL5102	EL5203	
EL5101	VFA	170	10	2.5	5	12.6	EL5100		
EL8103	VFA	198	5	5.6	4	5.5	EL8102		
EL5105	VFA	264	10	5	5	12.6	EL5104	EL5205	
EL2126	VFA	500	30	5	4	30			
EL2125	VFA	700	30	10.8	4	30			
ISL55190	VFA	700	5	16	3	5.5		ISL55290	
EL5131	VFA	900	10	3.5	5	13	EL5130		
EL5161	CFA	95	10	0.75	5	12.6	EL5160	EL5261	
EL5163	CFA	140	10	1.5	5	12.6	EL5162	EL5263	
EL8108	CFA	190	12	14.3	4.5	13		EL8108	
HFA1105	CFA	270	10	5.8	9	11	HFA1145		
HFA1109	CFA	340	10	9.6	9	11			
EL5165	CFA	370	10	5	5	12.6	EL5164		
EL5167	CFA	620	10	8.5	5	12.6	EL5166		



Feature set for the New/Upgraded Macromodels

- Typical, room temp., nominal power supply voltages used to produce the following characteristics:
- Open and closed loop I/O impedances
- Open loop gain and phase
- Closed loop bandwidth and frequency response peaking under different external conditions
- Loading effects on closed loop frequency response
- Input noise terms including 1/f effects
- Slew rate
- Input and Output Headroom limits to I/O voltage swing
- Supply current at nominal specified supply voltages
- Nominal input DC error terms (1/3 of specified data sheet test or specified limits intended to give 1σ error term on one polarity)
- Load current reflected into the power supply current



Features not supported by the Macromodels

- Harmonic distortion effects
- Composite video differential gain and phase errors
- Output current limiting (if any)
- Disable operation (if any)
- Thermal effects and/or over temperature parameter variation
- Limited performance variation vs. supply voltage modeled
- Part to part performance variation due to normal process parameter spread
- Any performance difference arising from different packaging
- Multichannel device crosstalk effects



Enhanced Capability Provided by the Tool

Semi-automatic design flow for multi-stage filters

 Spreads the gain (from 1 to 10V/V total) between the stages and sequences the poles (order >2) in a way that reduces non-linear effects.

Significantly improved circuit implementations.

- Noise effects considered and reduced if possible
- 2nd order issues in the feedback and gain setting elements considered (loading, noise, BW, phase margin)

 Resistor solutions adjusted to account for amplifier bandwidth effects to hit the desired pole locations more precisely. This also allows reduced amplifier bandwidth vs. target Fo design margin than many currently available design tools.



Common Misconceptions about Active Filters

- The Active Filter Designer includes numerous features that might appear to violate some widespread myths –
 - Current feedback amplifiers (CFA's) cannot be used in active filters.
 - They are in fact very suitable as wideband gain blocks if that is what is needed in the filter stage. Cannot be used (easily) with reactive feedback type topologies such as the MFB (or infinite gain) circuit.
 - Gain of 1 is required for the active filters (or low gain)
 - The gain is a design variable and can be accounted for in setting the R's and C's. But it does interact strongly with the amplifier bandwidth if VFA devices are used – and this is also accounted for in the design algorithms provided in the tool.
 - Equal R or Equal C designs are required or desirable.
 - This comes from simplified academic developments or where the text is headed towards integrated solutions (close cap. ratio's desirable for integrated filters). Not really a required constraint for discrete implementations.



Entry from the main Intersil Web site

intersil

English | 日本語 Japanese | 前体中文 Chinese | 世录 Korean | 🦙 View Cart

Home | Products | Design Assistance | Applications | Ordering | Company Info

Search | Advanced Search

SIMPLY SMARTER



Explore The Many Ways Intersil Keeps You In Touch With Your World.

Product Families Amplifiers/Buffers	Design Resources and Tools iSim ^{***} Online Design Simulation	Sales and Ordering Buy Direct from Intersil
ATE ICs	Application Support	Distributor Stock Check
Automotive ICs	Ask Uur Staff	Order Samples
Communications ICs	Application Notes	Pricing/Leadtime Status
D2Audio (Audio ICs)	Technical Briefs	Product Cross Reference
Data Converters	FAQ Knowledge Base	Product Selection Guide
Digital Potentiometers (DCPs)	Review My Questions	Product Status
Digital ICs	Application Block Diagrams	RoHS/Pb-Free/Green
Display ICs	Design Models	Sales Support
Industrial Process Control Solutions	Technical Documentation	
Interface ICs	Engineering Resources	
Optoelectronics	Packaging Information	
Power Management	Parametric Search	
Power Modules	Product Cross Reference	
Precision Analog	Product Trees	
Quellan Signal Integrity Products	Quality and Reliability	
Space/Defense	Subscribe for PCN/PDN	
Special Analog	View Archived PCN/PDN	
Switches/MUXes/Crosspoints	What's New on the Web	
Timing Circuits	Whiteboard Wizard Videos	
Video ICs		

Corporate informa
About Us
Annual Report
Careers
Contact Us
Intersil at a Glance
Investor Relations
Locations and Operat
Press Room
Stock Chart
Stock Quote
Subscribe

Currently, the top listing under the Design Resources and Tools is the "iSim Online Design Simulation"

 Clicking that, takes you to →



Available Design Tools under iSim option (12/2010)



Currently, the iSim application tools are broken into Power and Op amps. The top selection in the op amps is this new design tool.

 Clicking the Active Filter Designer takes you to →



iSim Active Filter Designer





First Step in Getting to a Filter Implementation

 Coming into the tool fresh will give you the first "Requirements" screen set up to a default condition. Hitting the drop down keys will show other options.

Home Appacato	Requirements	Setup Design	Design Summary My Designs	Michael Steffes :: <u>Logout</u> :: <u>Give Feedbac</u>
Filter Desigr	ier			
The active filter design beaking in the filter st	er was updated *11/14/ ages under certain cond	2010" to include some itions.	e additional Intersil op amps and to slightly adjust the	automatic gain allocation algorithm to reduce noise
Design Requiremen	ts			
Select Filter Type	Low Pass 💌			
Select Filter Order	4 💌			
Enter Poles Manually	7 C Yes @ No			
Filter Cutoff Frequen	cy 50	kHz 💌		
		V/V		
Pass Band Gain	2			
Pass Band Gain Select Filter Shape	2 Butterworth	*	Filter Shape: B	utterworth
Pass Band Gain Select Filter Shape Update Preview Stive Filter Design Tr	2 Butterworth	Continue	Filter Shape: B This filter shape offers the flattest the expense of relatively slow rollo There are no gain ripples in either region. The step response does sh increases with filter order.	utterworth passband gain response at ff in the transition region. the passband or stopband ow some overshoot that



The Tool is Mainly an Implementation Aid.

- Many vendor tools provide some filter shape help as an early step in their tools. This is used to arrive at a desired filter order and pole locations to hit a particular "skirt" shape (how fast the cutoff band rolls off). Usually this is specified in terms of stop band attenuation at a certain frequency above the desired passband.
- The Active Filter Designer assumes you already know the target shape and/or the approximate order or filter poles you want to implement.
- The tool mainly works on getting the right op amp selected and design implemented in a way the will yield a successful board level implementation.



The Tool is Mainly an Implementation Aid.

- If you need help deciding on the filter shape, try this web site

 (free download that has a lot of filter shape design tools –
 just need to get the pole locations from here, or the shape
 description, to use in the iSim Active Filter Designer)
- Filter Wiz PRO
- <u>http://www.schematica.com/filter_wiz_files/FWPRO.htm</u>
- Exact pole locations and advanced features may require you to purchase the full version.



AC Response Preview

 From whatever settings are used in the upper section of the "Requirements" screen, hitting "Update Preview" will generate the ideal Gain, Phase, and Group delay. These are used later to compare to the actual circuit level implementation. Here is the screen after hitting Update Preview.

Design Requirements		10-10-]
Select Filter Type Low Pass	•	(a) -30		-
Select Filter Order 4		-100- -90-		
Enter Poles Manually? C Yes 📀	No	• -130- -150-		
Filter Cutoff Frequency 50	kHz 💌	-170-		
		-70		
Pass Band Gain 2	V/V	ep -150		
Select Filter Shape Butterworth		se -230		
Update Preview	Continue	-310		
				1
		sn 11 λ 9		
		-7 Dela		
		g 5	1	



Two Primary Flows through Active Filter Designer

- 1. Semi-Automatic flow is where you want to use some of the pre-loaded filter shapes and let the tool do most of the work for you. This is the default mode and is what is shown on first entering the tool.
 - This flow also decides for you the sequence of poles (order >2) and how to implement the total target gain. It is essentially sequencing from high to low Q stages in low to higher gains in those stages in going from input to output.
- 2. Manual Pole selection is where you have some specific pole locations you wish to implement and want to enter those directly.
 - This also allows you to select the Frequencies, Gains and Q's over a wider range than the semi-automatic path.
 - This is all selected in the row that asks "Enter Poles Manually". This defaults to "No", but clicking "Yes" changes this screen to accept user entry for each stage. The order setting still sets the number of stages and an odd order (3 or 5) forces the real pole to be the last stage.



Manual Pole Entry Option

 Here, the entry screen has been changed by clicking "Yes" on the "Enter Poles Manually?" line and we have changed the gain in each stage to 10 giving an overall filter gain of 100 (10 in each stage is the maximum for 2 stage designs) and manually set the Q's to get a 4th order Butterworth shape then hit "Update Preview" again. Hitting the "Continue" key from here ->

	signer					
esign Requ	irements			40-20-		
alect Filter 1	Type Lov	v Pass 💌		0- (<u><u><u></u></u> -20-</u>		
elect Filter (Order 4	-		0 -40- -60-		
nter Poles N	fanually?	Yes C No		9 -100 -120 -120 -120 -120 -120 -120 -120		
ntended Filt requency	er Cutoff 50		kHz 💌	-140- -30- -70-	<hr/>	
ass Band G	ain 1	00	v/v	(6 -110- -150-		
nter Comple 0&Q?	ex Pole or	F0 and Q	•	-190- -230-		
NOTE: Targ	et F0&Q must i	be un-normaliz	ed.	습 -270- -310-		
ease enter	target F0&Q an	d gain for each	n stage.	-350- 13-		
	Gain	F0(Hz)	Q	(SI) 11-		
	1.0	100000	1.0	<u>≻</u> 9-		



Setting up the Design

- Hitting "Continue" from the "Requirements" page will go the "Setup" page where numerous implementation parameters are considered and available for modification. This step starts out with some default assumptions.
- This is where the real work begins in matching op amps to the desired filter implementations.
- For multi-stage filters, the most important thing to notice on this next screen is which stage is "active" in the setup screen. This is the red color on the Stage # tab. It comes into this step with the last stage as the default "active" stage. This is where the design constraints can be updated. Those also default to the values shown on the next slide, but can be modified.



Setting up the Design

 The main goal for this step is to pick the right op amps for each stage given the topology, filter targets, and constraints.

	auon (Require	ements	Setup	Design	Design St	ummary	My Desi	igns		Mic	hael Steffe	s :: <u>Logout</u> :: <u>Give Fee</u>
lter Desi	gner											
age1 : 50 kHz Q ipology: Sallen I elected OPAMP:	2:1.3 Gain:10 Key ISL28191	St F0 To Se	ago : 50 kHz pology: Sall lected OPAN	Q: 0.541 (en Key IP: ISL28127	Sain: 10		esign					
stage1			Stage2		-							
Design Cons	straints											
Total Supply Max. Vopp : Intended Li Target SFD Maximum I	y Voltage: at Last Stage Out nearity Specificati R Range: Expected Signal F	put: [ons: [requency:]	5 2 SFDR • 60->69 •		2		Filter set	yi t for overall n	Sallen K	ey ng gain		
Required Vi Required Mi Estimated n Apply Select Resis	pp: 0.2V ax Peak Vopp: 2\ ninimum required stor Precision:	/ I slew rate: [2.134V/us 1 •				Estimate required	d Minimum (1 994.705 kH	Closed Loo Iz	ap Amplifier	when k = 1 Bandwidth	v-
Required Vi Required M Estimated n Reply Select Resis	pp: 0.2V ax Peak Vopp: 2V ninimum required stor Precision: Part Number	/ f slew rate:	2.134V/us 1 ••• 6BP/BW (MHz)	Slew Rate (V/us)	En (nV)	Nominal Vcc (V)	Estimate required Nominal Is (mA)	d Minimum (1 994.705 kH Vout Headroom (V)	Closed Loo Iz Vcc Min (V)	vcc Max (V)	when k = 1 Bandwidth 1k MSRP Price	V- Description
Required Vi Required Mi Estimated n Apply Select Resis	pp: 0.2V ax Peak Vopp: 2V ininimum required itor Precision: Part Number ISL28122	/ f slew rate: Feedback Type VFA	2.134V/us 1 • • • • • • • • • • • • • • • • • • •	Slew Rate (V/us) 3.6	En (nV) 2.8	Nominal Vcc (V) 30	Estimate required Nominal Is (mA) 2.2	Vout Headroom (V) 1.5	Closed Loo Iz Vcc Min (V) 4.5	Vcc Max (V) 40	when k = 1 Bandwidth Ik MSRP Price \$1.05	Description Prec.WideVccRange
Required Vi Required M. Estimated n Apply Select Resis	pp: 0.2V xP Pesk Vopp: 21 ninimum required itor Precision: Part Number <u>ISL28122</u> <u>ISL24021</u>	Feedback Type VFA VFA	2.134V/us 1 • % CBP/BW (MHz) 10 15	Slew Rate (V/us) 3.6 18	En (nV) 2.8 12	Nominal Vcc (V) 30 10	Estimate required Nominal Is (mA) 2.2 2	Vout Headroom (V) 1.5 0.025	Vcc Min (V) 4.5 4.5	p Amplifier Vcc Max (V) 40	when k = 1 Bandwidth Ik MSRP Price \$1.05 \$1.27	Description Prec.WideVccRange 1A peak to, RailRail
Required VI Required M Estimated n Apply Select Resis	pp: 0.2V ex: Peak Vopp: 2: ninimum required itor Precision: Part Number ISL28122 ISL24021 ISL28191	Feedback Type VFA VFA	2.134V/us 1 • % c GBP/BW (MHz) 10 15 61	Slew Rate (V/us) 3.6 18 17	En (nV) 2.8 12 1.7	Nominal Vcc (V) 30 10 5	Estimate required Is (mA) 2.2 2 2.6	Vout Headroom (V) 1.5 0.025 0.02	Closed Loo Iz Vcc Min (V) 4.5 4.5 3	Vcc Max (V) 40 19 5.5	when k = 1 Bandwidth Ik MSRP Price \$1.05 \$1.27 \$1.32	Description Prec.WideVccRange 1A peak to, RailRail JO Prec. Low Noise
Required VI Required M Estimated n Apply Select Resis	pp: 0.2V pr: 0.2V stor Precision: part Number ISL28122 ISL28122 ISL28121 ISL28191 ISL28190	Feedback Type VFA VFA VFA	2.134V/us 1 • % (GBP/BW (MHz) 10 15 61 83.3	Slew Rate (V/us) 3.6 18 17 50	En (nV) 2.8 12 1.7 1	Nominal Vcc (V) 30 10 5 5	Estimate required Is (mA) 2.2 2 2.6 8.5	Vout Vout Vout (V) 1.5 0.025 0.02	Closed Loo Iz Vcc Min (V) 4.5 4.5 3 3 3	Vcc Max (V) 40 19 5.5 5.5	when k = 1 Bandwidth Ik MSRP Price \$1.05 \$1.27 \$1.32 \$1.38	Description Prec.WideVccRange 1A peak to, RailRail JO Prec. Low Noise Prec. Low Noise
Required VI Required M Estimated n Apply Select Resis	pp: 0.2V pr: 0.2V esk Vopp: 2: ninimum required itor Precision: Part Number ISL28127 ISL28127 ISL28121 ISL28190 EL8101	Feedback Type VFA VFA VFA VFA VFA	2.134V/us 1 v % (GBP/BW (MHz) 10 15 61 83.3 106	Slew Rate (V/us) 3.5 18 17 50 200	En (nV) 2.8 12 1.7 1	Nominal Vcc (V) 30 10 5 5 5	Estimate required Is (mA) 2.2 2 2.6 8.5 2	Vout 1994.706 kH Headroom (V) 1.5 0.025 0.02 0.02 0.3	Closed Loo iz Vcc Min (V) 4.5 4.5 3 3 3 3	Vcc Max (V) 40 19 5.5 5.5 5.5	when k = 1 Bandwidth Bandwidth S1.05 S1.27 S1.32 S1.58 S1.09	V- Description Prec.WideVccRange IA peak to, RailRail I/O Prec. Low Noise Prec. Low Noise LowPwr HighSpeed
Required VI Required M Estimated n Apply Select Resis	pp: 0.2V ex: Pesk Vopp: 2: ninimum required itor Precision: Part Number ISL28127 ISL28127 ISL28121 ISL28190 EL8101 EL8103	Feedback Type VFA VFA VFA VFA VFA VFA	2.134V/us 1 • • • CBD / BW (MH2) 10 15 61 83.3 106 198	Slew Rate (V/us) 3.5 18 17 50 200 600	En (nV) 2.8 12 1.7 1 10 12	Nominal Vcc (V) 30 10 5 5 5 5 5	Nominal Is (mA) 2.2 2.6 8.5 2 5.6	Vout 1994.706 kH Headroom (V) 1.5 0.025 0.02 0.02 0.3 0.3	Closed Loo (2) Vcc Min (V) 4.5 4.5 3 3 3 4	Vcc Max (V) 40 19 5.5 5.5 5.5 5.5	when k = 1 Bandwidth Bandwidth 1k MSRP Price \$1.05 \$1.27 \$1.32 \$1.58 \$1.09 \$1.35	V- Description Prec. WideVccRange IA peak to, RailRail JO Prec. Low Noise Prec. Low Noise LowPwr HighSpeed MedPwr HighSped
Required Vi Required M Estimated n Apply Select Resis Select Select Select Select Select Select Select Select Select Select Select Select	pp: 0.2V px: Pesk Vopp: 2V ninimum required tor Precision: Part Number JSL28122 JSL28122 JSL28121 JSL28190 EL8101 EL8103 EL8108	Foedback Type VFA VFA VFA VFA VFA VFA VFA CFA	2.134V/us 1 • % (GBP/BW (MH2) 10 15 61 83.3 106 198 190	Slew Rate (V/us) 3.5 18 17 50 200 600 800	En (nV) 2.8 12 1.7 1 10 12 6	Nominal Vcc (V) 30 10 5 5 5 5 5 12	Estimate required Is (mA) 2.2 2.6 8.5 2 5.6 14.3	Vout 1994.706 kH Headroom (V) 1.5 0.025 0.02 0.3 0.3 1	Closed Loo (V) 4.5 4.5 3 3 3 4 4.5	Vcc Max (V) 40 19 5.5 5.5 5.5 5.5 13	when k = 1 Bandwidth Price \$1.05 \$1.27 \$1.32 \$1.58 \$1.09 \$1.35 \$1.88	V- Description Prec.WideVccRange 1A peak to, RailRail I/O Prec. Low Noise Prec. Low Noise LowPwr HighSpeed MedPwr HighSpeed Dual, High Output Current

interci

Setting up the Design

- The 2nd most important thing is that the "Constraints" can only be changed if you sitting on the final stage as the "active" stage. This is mainly related to the final output Vpp target. That can be updated for the last stage, but is then calculated for all previous stages and hence cannot be updated if you are sitting on those earlier stages for amplifier selection purposes.
- While sitting on each "stage" tab, the tool is computing and reporting the implied requirements for that stage. These include
 - Bandwidth if the stage is non-inverting. Since this can be either a VFA or CFA op amp, gain bandwidth is not used in this line. So, taking the required BW number times the stage gain will give you the required GainBandwidth Product if you want to use a VFA op amp in this stage.
 - If you change the stage to be inverting, only VFA devices can be used and this computation reports the required Gain Bandwidth Product (GBP)



Adjustments Available on the Setup stage

- On any given stage, you can change the topology from noninverting (default) to inverting and that immediately updates the recommended amplifier list at the bottom (this is the only thing that can be changed when you are sitting on earlier stages)
- Sitting on the last stage, you can change the following global constraints –
 - Desired total supply voltage (range here is 1.8V to 40V). This supply voltage is assumed to be the same for all stages.
 - Maximum final stage Output Swing Vpp (limited to be from 10% to 90% of Vs)
 - Linearity Target either SFDR if frequency domain or Step if step response
 - If SFDR, also asks for maximum expected frequency and desired distortion range
 - Resistor tolerance (exact, 0.5%, 1%, or 2%)
 - This effects the filter accuracy in that exact R solutions might be snapped to available values probably shifting the achieved filter shape off somewhat



Adjustments Available on the Setup stage

Several of these constraints are feeding into the "Estimated minimum slew rate required" reported on each stage.

- Slew rate is estimated to achieve either an SFDR target or step response without slew limiting. The SFDR constraint is a necessary but not sufficient condition to achieve a certain distortion level – you might still not get the SFDR with a device offering the reported slew rate, but you reduce your chances if the device does not have at least the reported slew rate for that stage.
- For a step response, the tool is looking at the pole locations of that stage and the desired nominal Vopp or Vstep at the output. It then computes the peak dV/dT to produce that output from an ideal input step and takes 2X that number for a design target.
- Possible op amps to use in each stage use this Slew Rate calculation to constrain the list to op amps that offer at least 90% of this calculated value.



Picking Suitable Op Amp Solutions

 The goal of this "Setup" page is to pick a suitable op amp that will work in each stage in the design.

- If possible, the tool will automatically pick the closest fit as you come into this step, but that can be overridden by picking one of the parts listed at the bottom of the screen. Selecting on the "red" part number will take you to the product page for that device – showing package styles/pricing/availability/etc.
- These are often different devices auto-filled in each stage, but these can often be made the same device with a little effort.
- Changing the supply voltage will typically show a completely different set of op amps.
- For instance, going to 10V total supply with 6Vpp output will show the following screen. (hit the "Apply" key after you update the supply voltage and output swing fields)



Modifying the Constraints gives new part choices

 More CFA parts show up here as the prior setting of 5V supply and 2Vpp output violated the 1.6V headroom on those CFA parts

	ation Requir	ements	Setup	Design	Design St	immary	My Desi	gns		Mic	hael Steffe	s :: <u>Logout</u> :: <u>Cive Fee</u>
lter Desi	gner											
age1): 50 kHz Q opology: Sallen): 1.3 Gain: 10 Key ISI 28127)	Stage2 F0: 50 kHz Topology: Sal	Q: 0.541 len Key	Gain: 10	ES D	esign					
Stage1			Stage2									
Design Cont	straints											
Intended Li Target SFD Maximum I	nearity Specificat R Range: Expected Signal P pp: 0.6V	ions: Frequency	SFDR • 60->69 •	dBc	12			~~~				V+ V- V-
Required Vi Required M Estimated n Mappy Select Resis	ax Peak Vopp: 6 ninimum required stor Precision:	V d slew rate	e: 6.401V/us				Estimate	d Minimum (994.706 kH Vout	Closed Loo Z	p Amplifier	when k != 1 Bandwidth	
Required M Required M Estimated n Apply Select Resis	ax Peak Vopp: 6 ninimum required stor Precision: Part Number	V d slew rate Feedba Type	e: 6.401V/us 1 GBP/BW (Hz)	Slew Rate (V/us)	En (nV)	Nominal Vcc (V)	Estimate required Nominal Is (mA)	d Minimum (994.706 kk Vout Headroom (V)	Closed Loo z Vcc Min (V)	p Amplifier Vcc Max (V)	when k = 1 Bandwidth 1k MSRP Price	Description
Required VI Required M Estimated n	ax Peak Vopp: 6 ninimum required stor Precision: Part Number ISL24021	V d slew rate Feedba Type VFA	e: 6.401V/us 1 •••• (BP/BW (Hz) 5	Slew Rate (V/us) 18	En (nV) 12	Nominal Vcc (V) 10	Estimate required Nominal Is (mA) 2	d Minimum (994.706 kł Vout Headroom (V) 0.025	Vcc Min (V) 4.5	p Amplifier Vcc Max (V) 19	when k != 1 Bandwidth Ik MSRP Price \$1.27	Description 1A peak Io, RailRail 1/0
Required W Required M Estimated n Apply Select Resis	ax Peak Vopp: 6 ninimum requirer stor Precision: Part Number ISL24021 EL8108	V d slew rate Feedba Type VFA C54	e: 6.401V/us 1 ••• cBP/BW (Hz) 5 190	Slew Rate (V/us) 18 800	En (nV) 12 6	Nominal Vcc (V) 10 12	Estimate required Nominal Is (mA) 2 14.3	d Minimum (994.706 kł Headroom (V) 0.025 1	Vcc Min (V) 4.5 4.5	p Amplifier Vcc Max (V) 19 13	when k = 1 Bandwidth Ik MSRP Price \$1.27 \$1.88	Description 1A peak Io, RailRail 1/O Dual, High Output Current
Required W Required M Estimated n Apply Select Resis	ax Peak Vopp: 6 ninimum required stor Precision: Part Number ISL24021 EL8108 EL5161	V d slew rate Feedba Type VFA CFA	e: 6.401V/us 1 ••• GBP/BW (HZ) 5 190 95	Slew Rate (V/us) 18 800 1500	En (nV) 12 6 4	Nominal Vec (V) 10 12 10	Estimate required Nominal Is (mA) 2 14.3 0.75	d Minimum (994.706 kł Headroom (V) 0.025 1 1.6	Closed Loo z Vcc Min (V) 4.5 4.5 5	Vcc Max (V) 19 13 12.6	when k = 1 Bandwidth Ik MSRP Price \$1.27 \$1.88 \$0.58	Description 1A peak Io, RailRail I/O Dual, High Output Current LowPwr HighSpeed
Required W Required M Estimated n Apply Select Resist Select Select Select Select Select Select	ax Peak Vopp: 6' ninimum required stor Precision: Part Number ISL24021 EL8108 EL5161 EL5103	V d slew rate Feedba Type VFA CFA VFA	e: 6.401V/us 1 • 5 (BP/BW (H42) 5 190 93 165	Slew Rate (V/us) 18 800 1500 2200	En (nV) 12 6 4 12	Nominal Vcc (V) 10 12 10 10	Estimate required: Nominal Is (mA) 2 14.3 0.75 5	d Minimum (994.706 k/ Vout Headroom (V) 0.023 1 1.6 1.3	Closed Loo z Vcc Min (V) 4.5 4.5 5 5	vcc Max (V) 19 13 12.6 12.6	when k = 1 Eandwidth Ik MSRP Price \$1.27 \$1.88 \$0.58 \$1.18	Description 1A peak to, RailRail 1/O Dual, High Output Current LomPur HighSpeed MedPur High SR
Required VI Required VI Required In Estimated n Select Resist Select Select Select Select Select Select Select Select Select	ax Peak Vopp: 6' minimum required stor Precision: Part Number ISL24021 EL8108 EL5161 EL5103 EL5101	V d slew rate Feedba Type VFA CFA VFA VFA	e: 6.401V/us 1 • % CBP/BW VH2) 5 190 95 165 170	Slew Rate (V/us) 18 800 1500 2200 2200	En (nV) 12 6 4 12 10	Nominal Vcc (V) 10 12 10 10 10	Estimate required Nominal Is (mA) 2 14.3 0.75 5 2.5	d Minimum (994.706 kł Headroom (V) 0.025 1 1.6 1.3 1.6	Closed Loo Z Vcc Min (V) 4.5 4.5 5 5 5 5 5	vcc Max (V) 19 13 12.6 12.6 12.6	when k = 1 Bandwidth Price \$1.27 \$1.88 \$0.58 \$1.18 \$1.17	Description 1A peak to, RailRail 1/O Dual, High Output Current LowPwr High Speed MedPwr High SR LowPwr High SR
Required M Required M Estimated n Select Resist Select Resist Select Select Select Select Select Select Select Select Select Select	ax Peak Vopp: 6' minimum required stor Precision: Part Number ISL24021 EL8108 EL5161 EL5103 EL5101 EL5103	Feedba Type VFA CFA VFA VFA VFA	e: 6.401V/us 1 ▼ % CBP/BW VH2) 5 190 95 165 170 264	Slew Rate (V/us) 18 800 1500 2200 2200 3000	En (nV) 12 6 4 12 10 10	Nominal Vcc (V) 10 12 10 10 10 10	Estimate required Is (mA) 2 14.3 0.75 5 2.5 5	d Minimum (994.706 kł Headroom (V) 0.025 1 1.6 1.3 1.6 1.3	Vcc Min (V) 4.5 4.5 5 5 5 5 5	Vcc Max (V) 19 13 12.6 12.6 12.6 12.6	Ik MSRP Price \$1.27 \$1.88 \$0.58 \$1.18 \$1.17 \$1.30	Description 1A peak to, RailRail 1/O Dual, High Output Current LomPur High Speed MedPur High SR LomPur High SR Highest Speed VFA
Required M Required M Estimated n Apply Select Resis Select Select Select Select Select Select Select Select Select Select Select Select Select	ax Peak Vopp: 6' minimum required stor Precision: Part Number ISL24021 EL8108 EL5161 EL5103 EL5101 EL5105 EL5163	V d slew rate VFA CFA VFA VFA VFA VFA CFA	e: 6.401V/us 1 •••• CBP/BW VH2) 5 190 95 165 170 264 140	Slew Rate (V/us) 18 800 1300 2200 2200 2200 3000 3000	En (nV) 12 6 4 12 10 10 3	Nominal Vcc (V) 10 12 10 10 10 10 10	Estimate required Is (mA) 2 14.3 0.75 5 2.5 5 1.5	d Minimum (994.706 kb Vout Headroom (V) 0.025 1 1.6 1.3 1.6 1.3 1.6	Vcc Min (V) 4.5 5 5 5 5 5 5 5	Vcc Max (V) 19 13 12.6 12.6 12.6 12.6 12.6	when k = 1 Bandwidth Bandwidth S1.27 S1.88 S0.58 S1.18 S1.17 S1.30 S1.17	Description 1A peak to, RailReil 10 Dual, High Output Current LowPvr HighSpeed MedPvr High SR LowPvr High SR Highest Speed VFA MedPvr HighSpeed



Picking Suitable Op Amp Solutions

- The part choices are sorted by minimally acceptable to increasing design margin to the requirements. The top device in the table generated for each stage is deemed minimally suitable and is the default part filled into the top boxes. Going down the list gives more design margin.
- This step requires a device selection for each stage before the next step (hitting "Design")
- At any time, you can change a stage to inverting, which then constrains the solution op amps to be VFA since CFA devices cannot (easily) be applied to the those topologies.
- The Setup and design process works in gain "magnitudes" but it does report if the overall filter is inverting or non-inverting.

intersil

Picking Suitable Op Amp Solutions

 To summarize, the computed minimum requirements for each stage shown on this screen include -

- Bandwidth if the stage in non-inverting, Gain Bandwidth Product if inverting
- Slew rate
- Maximum Vopp including any step overshoot or frequency response peaking
- Maximum input Vipp.

These terms are used to constrain and sort the table of op amp selections to parts that –

- Can operate at the specified total supply voltage
- Will not clip given that supply voltage and output swing (including any peaking or step overshoot effects) considering the output headroom of each device.
- Provides at least 90% of the computed minimum BW and slew rate.
- Will not limit on the input given the supply voltage and input headroom limits of each device considered.



Executing the Design

- Once we have design targets for each stage and an op amp selected, hitting the "Design" key will go off and compute the R's and C's for each stage and come back with a completed design.
- At that point the total specified supply is split into +/-(Vs/2) halves and the design is shown as a DC coupled, ground centered, signal swing implementation.
- Hitting "Design" from the previous screen (10V supply, 6V output swing), gives the following active filter design.



Example Design Output Page

 Note the multi-channel versions at the bottom and the simulation options at the top – Hitting the AC tab will run an AC simulation





Output of the AC simulation key.

 Clicking on the Filter AC Output opens a waveform viewer where we can add the Ideal Gain, Phase, and Group Delay. Doing that -





Comparison of Actual to Ideal AC Response.

 This viewer also has two cursors that can be moved and a zoom in feature. Here we see very good overall fit for the simulated filter response vs. ideal. Note the 40dB gain at low frequencies.





Design Summary and Saving/Sharing Options

 Going back to the Filter tool (from the waveform viewer) and clicking Design Summary, will give the following screen

ome Applica	ition Req	uirements	Setup	Design	Design Summary	My Designs	Michael Steffe	s :: <u>Logout</u> :: <u>Give Feedba</u>
esign S	umma	ry		_		Current Design not saved	PDF Downloa	ad 🚺 Download Schemat
rsign Requireme	nts							
elect Filter Type		Low Pass				Total Supply Voltage	10/	v
elect Filter Order	r	4				Max. Vopp at Last Stage Output	6V	
nter Poles Manu	ally?	Yes				Intended Linearity		
Ilter Cutoff Frequ	Jency	50	kHz			Specifications	SPL	DR.
ass Band Gain		100	V/V			Target SFDR Range	60->69dBc	
						Maximum Expected Signal Frequence	cv: 40kHz	
nter Complex Po	ole or FOSQ?			FQ				
	Gain	FO(Hz)	Q			Select Kesistor Precision	198	0
tage1	10	50000	1.3					
age2	10	50000	0.541					
tage1			Stage2					
itage1	D: 1.3 Gain	1 10	Stage2	0: 0.541	Gain: 10			
itage1 10: 50 kHz 0 10pology: Sallen	Q: 1.3 Gain Key	1 10	Stage2 F0: 50 kHz Topology:	2 Q: 0.541 Sallen Kev	Gain: 10			
istage1 0: 50 kHz (opology: Sallen elected OPAMP:	Q: 1.3 Gain Key ISL28127	: 10	Stage2 F0: 50 kHz Topology: Selected 0	Q: 0.541 Sallen Key PAMP: ISL240	Gain: 10			
Stage1 For 50 kHz K Fopology: Sallen ielected OPAMP: hematic	Q: 1.3 Gain Key ISL28127	1 10	Stage2 F0: 50 kHz Topology: Selected O	t Q: 0.541 Sallen Key PAMP: ISL240	Gain: 10 21			
tage1 0: 50 kHz (opology: Sallen elected OPAMP; rematic	Q: 1.3 Gain Key ISL28127 C1	s1	Stage2 F0: 50 kHz Topology: Selected O	z Q: 0.541 Sallen Key IPAMP: ISL240	Gain: 10 21 C1_S2 200 5			
tage1 0: 50 kHz (d opology: Sallen elected OPAMP: vematic	2: 1.3 Gain Key ISL28127 C1 3.3n R2_S1	s1 F ISL28127	Stage2 F0: 50 kHz Topology: Selected O	t Q: 0.541 Sallen Key PAMP: ISL240 R1,S2	Gain: 10 21 C1_52 240p F P2_52 200 F	15124021		
tage1 0: 50 kHz (dopology: Sallen elected OPAMP: itematic KH St 318 0	2: 1.3 Gain Key ISL28127 C1 330 R2_S1 65 G C2_S1 12n F	\$10 \$10 \$10	Stage2 F0: 50 kHz Topology: Selected O	t Q: 0.541 Sallen Key PAMPi ISL240 R1 Si 0.40k	Gain: 10 21 C1_52 240p F 2 240p F 2 240p F 2 200k O 2 200k O	TUOVUT		
tage1 0: 50 K/z (opology: Sallen elected OPAMP: hematic R1_S1 316 Q VIN	C1 S2 1.3 Gain Key ISL28127 C1 S2 S2 C1 S2 S2 C1 S2 S2 C1 S2 S2 C1 S2 S2 S2 S2 S2 S2 S2 S2 S2 S2	\$1 51 51 51 51 51 51 51 51 51 51 51 51 51	Stage2 F0: 50 kHz Topology: Selected 0	t Q: 0.541 Sallen Key IPAMP: ISL240 R1_S3 3.400 c	Gain: 10 21 C1_52 240p F 2 200K O C2_52 660p F	151.24021 VOUT		

intersil

Design Summary and Saving/Sharing Options

- This summarizes the overall targets, the constraints, and the final circuit design.
- Down below on this screen are the BOM the AC, Transient, and/or noise sims that have been done.
- Most importantly, in the upper right are 3 paths to go on from here –
 - Save the design (the little floppy icon). This saves the design locally in your filter tool folder so you open it up and work on it later. Once saved, you can also share the design by emailing it from the "Saved Designs" tab.
 - Download to PDF. This takes the design summary and creates a pdf version that can be saved (and then easily emailed around to colleagues/customers)
 - Download to iSim PE. This ports the schematic into a more general purpose simulator where added operations can be performed. These include MonteCarlo simulations, re-ordering the stages, converting it to a single supply design, etc.



Added Information and Filter Tool Extensions

- Full User's manual added March, 2010. "Designer's Manual for the iSim Active Filter Designer" – AN1548
- Additional parts will be easily added to the tool as they become available (new parts) or as needed (older parts not currently included). Last update in Nov. 2010.
- Op Amps in the tool have totally updated/upgraded Spice Macromodels.
- Next addition will be the High Pass Filter flow, followed by the BandPass Filter flow during 2011.
- If you use the tool and find an issue, please try to re-create it keeping track of exactly how you got to that point and report it using the Feedback option. It is also helpful to save the design and share it.

