

iSIM ACTIVE FILTER DESIGNER

**NEW, VERY CAPABLE, MULTI-STAGE
ACTIVE FILTER DESIGN TOOL**

intersil[™]

Michael Steffes

Sr. Applications Manager

12/15/2010

SIMPLY SMARTER[™]

Introduction to the New Active Filter Designer

- **Scope and Intent**
- **Getting into the tool**
- **Two Primary Design Flows**
 - Semi-automatic design
 - User specified poles and gains for each stage
- **From design targets, pick op amps, simulate, and save/share features.**
- **Example Designs**
- **Supporting Information**

Scope and Intent of the Active Filter Designer

- **Intent is to deliver working designs using Intersil's Precision and High Speed Op amps.**
- **Basic filter types that will be supported**
 - Low Pass
 - High Pass
 - Bandpass
- **The list above will be the rollout sequence. Low pass filter designs are available at this initial Feb. 2010 release.**

Important Terminology

- **Filter “Type” is the highest level classification.**
 - Low Pass, High Pass, Notch, Bandpass, Allpass, etc.
- **Filter “Order” is the number of poles in the transfer function**
 - 1st order is just a single energy storage element (like an RC filter)
 - 2nd order stages are only complex poles in this tool ($Q > 0.5$)
 - 2nd through 6th order filters supported by the tool (built up as a combination of 1st and 2nd order stages – no 3rd order stages)
- **Filter “Shape” describes the pole locations**
 - Infinite number of possible combinations of multiple pole locations – some standard ones include Butterworth, Chebyshev, etc.
- **Filter “Topology” describes the op amp implementation to achieve a particular 1st or 2nd order set of filter poles**
 - Sallen-Key is one popular one.

Low Pass Active Filter Design Range

- **The design tool supports a very wide range of requirements**
 - Cutoff frequencies from 5Hz to 50Mhz (7 decade range)
 - Total filter gain from 1 to 10V/V in semi-automatic design flow but up to 125V/V (3 stage design) in the manual design flow
 - Filter order from 2 to 6
- **The filter order from 2 to 6 implies from 1 to 3 amplifier stages.**
- **Higher order filters tend to require extreme element precision to hit the higher Q targets that come along with orders > 6.**

Op Amp Model List with New MacroModels

- Table of op amps in the Intersil Active Filter Designer – sorted by VFA then CFA and then by ascending GBP or BW (for CFA) as of Dec. 2010

Single Channel Part #	Topology VFA/CFA	GBP/BW MHz	Nominal Total Vcc	Typ. Is mA (at Vcc)	Min Vcc	Max Vcc	Single Channel Disable Version	Dual Versions	Quad Versions
ISL28194	VFA	0.0035	5	0.00033	1.8	5.5	ISL28194		
ISL28195	VFA	0.01	5	0.001	1.8	5.5	ISL28195		
ISL28158	VFA	0.2	5	0.034	2.4	5.5	ISL28158	ISL28258	
ISL28156	VFA	0.25	5	0.039	2.4	5.5	ISL28156	ISL28256	
ISL28133	VFA	0.4	5	0.018	2	5.5		ISL28233	ISL28433
EL8176	VFA	0.4	5	0.055	2.4	5.5	EL8176	ISL28276	ISL28476
ISL28107	VFA	1	30	0.21	4.5	40		ISL28207	
ISL28117	VFA	1.5	30	0.44	4.5	40		ISL28217	
ISL28113	VFA	2	5	0.09	1.8	5.5		ISL28213	ISL28413
ISL28136	VFA	5.1	5	0.9	2.4	5.5	ISL28136	ISL28236	
ISL28114	VFA	7.7	5	0.4	1.8	5.5		ISL28214	ISL28414
ISL28127	VFA	10	30	2.2	4.5	40		ISL28227	
ISL28110	VFA	12	30	2.6	9	40		ISL28210	
ISL24021	VFA	15	10	2	4.5	19			
ISL28191	VFA	61	5	2.6	3	5.5	ISL28191	ISL28291	
ISL55001	VFA	68	30	9	8	30	ISL55002		
ISL28190	VFA	83.3	5	8.5	3	5.5	ISL28190	ISL28290	
EL8101	VFA	106	5	2	3	5.5	EL8100	EL8201	EL8401
EL5103	VFA	165	10	5	5	12.6	EL5102	EL5203	
EL5101	VFA	170	10	2.5	5	12.6	EL5100		
EL8103	VFA	198	5	5.6	4	5.5	EL8102		
EL5105	VFA	264	10	5	5	12.6	EL5104	EL5205	
EL2126	VFA	500	30	5	4	30			
EL2125	VFA	700	30	10.8	4	30			
ISL55190	VFA	700	5	16	3	5.5		ISL55290	
EL5131	VFA	900	10	3.5	5	13	EL5130		
EL5161	CFA	95	10	0.75	5	12.6	EL5160	EL5261	
EL5163	CFA	140	10	1.5	5	12.6	EL5162	EL5263	
EL8108	CFA	190	12	14.3	4.5	13		EL8108	
HFA1105	CFA	270	10	5.8	9	11	HFA1145		
HFA1109	CFA	340	10	9.6	9	11			
EL5165	CFA	370	10	5	5	12.6	EL5164		
EL5167	CFA	620	10	8.5	5	12.6	EL5166		

Feature set for the New/Upgraded Macromodels

- **Typical, room temp., nominal power supply voltages used to produce the following characteristics:**
- **Open and closed loop I/O impedances**
- **Open loop gain and phase**
- **Closed loop bandwidth and frequency response peaking under different external conditions**
- **Loading effects on closed loop frequency response**
- **Input noise terms including $1/f$ effects**
- **Slew rate**
- **Input and Output Headroom limits to I/O voltage swing**
- **Supply current at nominal specified supply voltages**
- **Nominal input DC error terms ($1/3$ of specified data sheet test or specified limits – intended to give 1σ error term on one polarity)**
- **Load current reflected into the power supply current**

Features not supported by the Macromodels

- **Harmonic distortion effects**
- **Composite video differential gain and phase errors**
- **Output current limiting (if any)**
- **Disable operation (if any)**
- **Thermal effects and/or over temperature parameter variation**
- **Limited performance variation vs. supply voltage modeled**
- **Part to part performance variation due to normal process parameter spread**
- **Any performance difference arising from different packaging**
- **Multichannel device crosstalk effects**

Enhanced Capability Provided by the Tool

- **Semi-automatic design flow for multi-stage filters**
 - Spreads the gain (from 1 to 10V/V total) between the stages and sequences the poles (order >2) in a way that reduces non-linear effects.
- **Significantly improved circuit implementations.**
 - Noise effects considered and reduced if possible
 - 2nd order issues in the feedback and gain setting elements considered (loading, noise, BW, phase margin)
- **Resistor solutions adjusted to account for amplifier bandwidth effects to hit the desired pole locations more precisely. This also allows reduced amplifier bandwidth vs. target Fo design margin than many currently available design tools.**

Common Misconceptions about Active Filters

- **The Active Filter Designer includes numerous features that might appear to violate some widespread myths –**
 - Current feedback amplifiers (CFA's) cannot be used in active filters.
 - They are in fact very suitable as wideband gain blocks if that is what is needed in the filter stage. Cannot be used (easily) with reactive feedback type topologies such as the MFB (or infinite gain) circuit.
 - Gain of 1 is required for the active filters (or low gain)
 - The gain is a design variable and can be accounted for in setting the R's and C's. But it does interact strongly with the amplifier bandwidth if VFA devices are used – and this is also accounted for in the design algorithms provided in the tool.
 - Equal R or Equal C designs are required or desirable.
 - This comes from simplified academic developments or where the text is headed towards integrated solutions (close cap. ratio's desirable for integrated filters). Not really a required constraint for discrete implementations.

Entry from the main Intersil Web site

The screenshot shows the Intersil website homepage. At the top, there is a navigation bar with the Intersil logo and language options: English, 日本語 Japanese, 简体中文 Chinese, and Korean. Below this is a search bar and a 'View Cart' button. The main content area features a large blue banner with the text 'SIMPLY SMARTER™' and 'Explore The Many Ways Intersil Keeps You In Touch With Your World.' Below the banner, there are four columns of links. The second column, 'Design Resources and Tools', is circled in red and contains the following links: 'iSim™ Online Design Simulation', 'Application Support', 'Ask Our Staff', 'Application Notes', 'Technical Briefs', 'FAQ Knowledge Base', 'Review My Questions', 'Application Block Diagrams', 'Design Models', 'Technical Documentation', 'Engineering Resources', 'Packaging Information', 'Parametric Search', 'Product Cross Reference', 'Product Trees', 'Quality and Reliability', 'Subscribe for PCN/PDN', 'View Archived PCN/PDN', 'What's New on the Web', and 'Whiteboard Wizard Videos'. The other columns include 'Product Families', 'Sales and Ordering', and 'Corporate Information'.

- Currently, the top listing under the Design Resources and Tools is the “iSim Online Design Simulation”
- Clicking that, takes you to →

Available Design Tools under iSim option (12/2010)

intersil **isim**

Home Application Part Selection Design Design Summary Search Michael Steffes Logout

iSim Application Selection

Operational Amplifiers

- Active Filter Designer - NEW
- Inverting Gain
- Non-Inverting Gain
- Transimpedance
- Differential Amplifier
- Instrumentation Amplifier
- Single Stage Low Pass Filter
- Single Stage High Pass Filter

Power Management

- Switching Regulation
- Integrated FET - UPDATED
- Power Modules - NEW
- Multi-Phase
- Isolated DC/DC
- Linear Regulators
- MOSFET Drivers
- Power Supply Support
- Hot Swap Controllers
- Sequencers
- Battery Management

InterSil's iSim™ is an interactive, web-based tool for selecting and simulating devices from InterSil's broad portfolio. Based on input and output specifications provided by the user, iSim will find all suitable InterSil devices for your application. In many cases, a simulation is also made available for immediate feedback on circuit performance. Currently, iSim is available for InterSil's power management devices and operational amplifiers.

INFORMATION GENERATED BY THIS SOFTWARE IS PROVIDED 'AS-IS.' INTERSIL DISCLAIMS ALL WARRANTIES, EXPRESS OR IMPLIED, FOR ALL INFORMATION GENERATED BY THIS SOFTWARE. **INTERISL EXPRESSLY DISCLAIMS IMPLIED WARRANTIES OF FITNESS FOR A PARTICULAR PURPOSE AND MERCHANTABILITY.** RECOMMENDED COMPONENT VALUES ARE SOLELY SUGGESTED TO ASSIST SOFTWARE USERS. USE OF COMPONENT VALUES THAT ARE OUTSIDE OF THE RECOMMENDED RANGES IS UNDESIRABLE. INTERSIL SHALL HAVE NO LIABILITY HEREUNDER RESULTING FROM YOUR USE OF THE SOFTWARE. BY USING THE SOFTWARE YOU ACCEPT THESE TERMS.

Power Management

InterSil's iSim simulator for power is an applications-based InterSil Power Management Solution Selector with dynamic input fields to match your input and output requirements. All applicable InterSil devices will be listed and those with a design button are available for online simulation. When available for simulation, a reference schematic will be generated for simulation, based on your specifications.

Operational Amplifiers

InterSil's iSim simulator for Operational Amplifiers provides application oriented solution tools using the broad range of InterSil precision and high speed amplifiers. Tools include an Active Filter Designer, Inverting gain configuration, Non-inverting gain configuration, Transimpedance, Differential Amplifier, Instrumentation Amplifier, Single Stage Low Pass Filter, and Single Stage High Pass Filter. Each tool includes InterSil devices suited to that application along with simulation models in most cases. Taking designer inputs, each tool will help you pick the best InterSil amplifier and deliver designs to hit the desired performance targets.

iSim will filter out only the inputs required for the application group you are interested in. Please select an application from the links on the left to get started.

See AN1243 - Getting Started with iSim and iSim:PE

After using iSim to design your schematic you can download the offline iSim:PE version of the schematic so that you can capture schematics, view waveforms, perform application analysis and more!

Download iSim:PE

iSim is a Trademark of InterSil Americas Inc.

©2003-2010, InterSil Americas Inc. All rights reserved.

- Currently, the iSim application tools are broken into Power and Op amps. The top selection in the op amps is this new design tool.
- Clicking the Active Filter Designer takes you to →

iSim Active Filter Designer

intersil. [Register](#)

User Log In
Email Address:

Compatibility Checks

- ✓ Javascript
- ✓ Pop-ups Windows
- ✓ Adobe Flash Player 8 or higher
- ✓ Cookies

iSim:PE

iSim Active Filter Designer

```
graph LR; A[Design Requirements Interview] --> B[Op-Amp Selection]; B --> C[Design Verification by Remote Simulation]; C --> D[Summary, Download Design & More];
```

Design Requirements Interview
Enter your filter design requirements such as type, order, cutoff frequency, gain, etc. Preview the design with ideal plots of the gain, phase and group delay of the filter.


Op-Amp Selection
iSim selects and sorts op amps suitable to each stage. After you have selected the op amps, it then designs for the R's and C's considering numerous 2nd order effects.

Design Verification by Remote Simulation
Your design is displayed on an online schematic. This virtual evaluation platform allows you to test the design with simulations for AC, Noise, and Step Transient analysis.

Summary, Download Design & More
iSim generates a design report including design summary, schematic, bill of material, and simulation results. You may also share your design with other users and/or download your schematic to iSim:PE.

First Step in Getting to a Filter Implementation

- Coming into the tool fresh will give you the first “Requirements” screen set up to a default condition. Hitting the drop down keys will show other options.



intersil **isim**[™]

Home | Application | **Requirements** | Setup | Design | Design Summary | My Designs | Michael Steffes :: Logout :: Give Feedback

Filter Designer

The active filter designer was updated "11/14/2010" to include some additional Intersil op amps and to slightly adjust the automatic gain allocation algorithm to reduce noise peaking in the filter stages under certain conditions.

Design Requirements

Select Filter Type:

Select Filter Order:

Enter Poles Manually? Yes No

Filter Cutoff Frequency:

Pass Band Gain:

Select Filter Shape:

[Active Filter Design Tool Overview](#)
[Active Filter Designer User's Guide](#)
[Testing Intersil's "Active Filter Designer": Gain and Q Sequencing Impact on Output Noise](#)

Filter Shape: Butterworth

This filter shape offers the flattest passband gain response at the expense of relatively slow rolloff in the transition region. There are no gain ripples in either the passband or stopband region. The step response does show some overshoot that increases with filter order.

$$F_{-3dB} = F_{cutoff}$$

The Tool is Mainly an Implementation Aid.


- **Many vendor tools provide some filter shape help as an early step in their tools. This is used to arrive at a desired filter order and pole locations to hit a particular “skirt” shape (how fast the cutoff band rolls off). Usually this is specified in terms of stop band attenuation at a certain frequency above the desired passband.**
- **The Active Filter Designer assumes you already know the target shape and/or the approximate order or filter poles you want to implement.**
- **The tool mainly works on getting the right op amp selected and design implemented in a way the will yield a successful board level implementation.**

The Tool is Mainly an Implementation Aid.

- If you need help deciding on the filter shape, try this web site – (free download that has a lot of filter shape design tools – just need to get the pole locations from here, or the shape description, to use in the iSim Active Filter Designer)
- Filter Wiz PRO
- http://www.schematica.com/filter_wiz_files/FWPRO.htm
- Exact pole locations and advanced features may require you to purchase the full version.

AC Response Preview

- From whatever settings are used in the upper section of the “Requirements” screen, hitting “Update Preview” will generate the ideal Gain, Phase, and Group delay. These are used later to compare to the actual circuit level implementation. Here is the screen after hitting Update Preview.



Two Primary Flows through Active Filter Designer

- 1. Semi-Automatic flow is where you want to use some of the pre-loaded filter shapes and let the tool do most of the work for you. This is the default mode and is what is shown on first entering the tool.**
 - This flow also decides for you the sequence of poles (order >2) and how to implement the total target gain. It is essentially sequencing from high to low Q stages in low to higher gains in those stages in going from input to output.
- 2. Manual Pole selection is where you have some specific pole locations you wish to implement and want to enter those directly.**
 - This also allows you to select the Frequencies, Gains and Q's over a wider range than the semi-automatic path.
 - This is all selected in the row that asks “Enter Poles Manually”. This defaults to “No”, but clicking “Yes” changes this screen to accept user entry for each stage. The order setting still sets the number of stages and an odd order (3 or 5) forces the real pole to be the last stage.

Manual Pole Entry Option

- Here, the entry screen has been changed by clicking “Yes” on the “Enter Poles Manually?” line and we have changed the gain in each stage to 10 giving an overall filter gain of 100 (10 in each stage is the maximum for 2 stage designs) and manually set the Q’s to get a 4th order Butterworth shape then hit “Update Preview” again. Hitting the “Continue” key from here ->

The screenshot shows the Intersil Filter Designer interface. The top navigation bar includes links for Home, Application, Requirements, Setup, Design, Design Summary, and My Designs. The user is logged in as Michael Steffes. The main section is titled "Filter Designer" and contains the following design requirements:

- Design Requirements
- Select Filter Type: Low Pass
- Select Filter Order: 4
- Enter Poles Manually?: Yes (selected)
- Intended Filter Cutoff Frequency: 50 kHz
- Pass Band Gain: 100 V/V
- Enter Complex Pole or F0&Q?: F0 and Q
- * NOTE: Target F0&Q must be un-normalized.
- Please enter target F0&Q and gain for each stage.

	Gain	F0(Hz)	Q
Stage1	10	50000	1.3
Stage2	10	50000	.541

At the bottom of the design requirements section, there are two buttons: "Update Preview" and "Continue". The "Continue" button is circled in red.

On the right side, there are three plots showing the filter's performance:

- Gain (dB) vs Frequency: Shows a roll-off from 40 dB at 10,000 Hz to -140 dB at 10,000,000 Hz.
- Phase (deg) vs Frequency: Shows a phase shift from -30 degrees at 10,000 Hz to -350 degrees at 10,000,000 Hz.
- Group Delay (us) vs Frequency: Shows a peak group delay of approximately 12 us at 10,000 Hz, decreasing to near 0 us at higher frequencies.

Setting up the Design

- **Hitting “Continue” from the “Requirements” page will go the “Setup” page where numerous implementation parameters are considered and available for modification. This step starts out with some default assumptions.**
- **This is where the real work begins in matching op amps to the desired filter implementations.**
- **For multi-stage filters, the most important thing to notice on this next screen is which stage is “active” in the setup screen. This is the red color on the Stage # tab. It comes into this step with the last stage as the default “active” stage. This is where the design constraints can be updated. Those also default to the values shown on the next slide, but can be modified.**

Setting up the Design

- The main goal for this step is to pick the right op amps for each stage given the topology, filter targets, and constraints.

intersil.

Home | Application | Requirements | Setup | Design | Design Summary | My Designs | Michael Steffes :: Logout :: Give Feedback

Filter Designer

Stage1: FO: 50 kHz Q: 1.3 Gain: 10 Topology: Sallen Key Selected OPAMP: ISL28191

Stage2: FO: 50 kHz Q: 0.541 Gain: 1 Topology: Sallen Key Selected OPAMP: ISL28127

Design

Design Constraints


Total Supply Voltage: 5 V
Max. Vopp at Last Stage Output: 2 V
Intended Linearity Specifications: SFDR
Target SFDR Range: 60->69 dBc
Maximum Expected Signal Frequency: 40 kHz

Required Vippi: 0.2V
Required Max Peak Vopp: 2V
Estimated minimum required slew rate: 2.134V/us

Apply

Select Resistor Precision: 1 %

Topology: Sallen Key
Filter set for overall non-inverting gain



Estimated Minimum Closed Loop Amplifier Bandwidth required: 994.706 kHz

	Part Number	Feedback Type	GBP/BW (MHz)	Slew Rate (V/us)	En (nV)	Nominal Vcc (V)	Nominal Is (mA)	Vout Headroom (V)	Vcc Min (V)	Vcc Max (V)	1k MSRP Price	Description
Select	ISL28127	VFA	10	3.6	2.8	30	2.2	1.5	4.5	40	\$1.05	Prec. WideVccRange
Select	ISL24021	VFA	15	18	12	10	2	0.025	4.5	19	\$1.27	1A peak Io, RailRail I/O
Select	ISL28191	VFA	61	17	1.7	5	2.6	0.02	3	5.5	\$1.32	Prec. Low Noise
Select	ISL28190	VFA	83.3	50	1	5	8.5	0.02	3	5.5	\$1.58	Prec. Low Noise
Select	EL8101	VFA	106	200	10	5	2	0.3	3	5.5	\$1.09	LowPwr HighSpeed
Select	EL8103	VFA	198	600	12	5	5.6	0.3	4	5.5	\$1.35	MedPwr HighSpeed
Select	EL8108	CFA	190	800	6	12	14.3	1	4.5	13	\$1.88	Dual, High Output Current
Select	EL5103	VFA	165	2200	12	10	5	1.3	5	12.6	\$1.18	MedPwr High SR

Setting up the Design

- **The 2nd most important thing is that the “Constraints” can only be changed if you sitting on the final stage as the “active” stage. This is mainly related to the final output Vpp target. That can be updated for the last stage, but is then calculated for all previous stages and hence cannot be updated if you are sitting on those earlier stages for amplifier selection purposes.**
- **While sitting on each “stage” tab, the tool is computing and reporting the implied requirements for that stage. These include**
 - **Bandwidth if the stage is non-inverting. Since this can be either a VFA or CFA op amp, gain bandwidth is not used in this line. So, taking the required BW number times the stage gain will give you the required GainBandwidth Product if you want to use a VFA op amp in this stage.**
 - **If you change the stage to be inverting, only VFA devices can be used and this computation reports the required Gain Bandwidth Product (GBP)**

Adjustments Available on the Setup stage

- **On any given stage, you can change the topology from non-inverting (default) to inverting and that immediately updates the recommended amplifier list at the bottom (this is the only thing that can be changed when you are sitting on earlier stages)**
- **Sitting on the last stage, you can change the following global constraints –**
 - Desired total supply voltage (range here is 1.8V to 40V). This supply voltage is assumed to be the same for all stages.
 - Maximum final stage Output Swing V_{pp} (limited to be from 10% to 90% of V_s)
 - Linearity Target – either SFDR if frequency domain or Step if step response
 - If SFDR, also asks for maximum expected frequency and desired distortion range
 - Resistor tolerance (exact, 0.5%, 1%, or 2%)
 - This effects the filter accuracy in that exact R solutions might be snapped to available values probably shifting the achieved filter shape off somewhat

Adjustments Available on the Setup stage

- **Several of these constraints are feeding into the “Estimated minimum slew rate required” reported on each stage.**
 - Slew rate is estimated to achieve either an SFDR target or step response without slew limiting. The SFDR constraint is a necessary but not sufficient condition to achieve a certain distortion level – you might still not get the SFDR with a device offering the reported slew rate, but you reduce your chances if the device does not have at least the reported slew rate for that stage.
 - For a step response, the tool is looking at the pole locations of that stage and the desired nominal V_{opp} or V_{step} at the output. It then computes the peak dV/dT to produce that output from an ideal input step and takes 2X that number for a design target.
 - Possible op amps to use in each stage use this Slew Rate calculation to constrain the list to op amps that offer at least 90% of this calculated value.

Picking Suitable Op Amp Solutions

- **The goal of this “Setup” page is to pick a suitable op amp that will work in each stage in the design.**
 - If possible, the tool will automatically pick the closest fit as you come into this step, but that can be overridden by picking one of the parts listed at the bottom of the screen. Selecting on the “red” part number will take you to the product page for that device – showing package styles/pricing/availability/etc.
- **These are often different devices auto-filled in each stage, but these can often be made the same device with a little effort.**
- **Changing the supply voltage will typically show a completely different set of op amps.**
- **For instance, going to 10V total supply with 6Vpp output will show the following screen. (hit the “Apply” key after you update the supply voltage and output swing fields)**

Modifying the Constraints gives new part choices

- More CFA parts show up here as the prior setting of 5V supply and 2Vpp output violated the 1.6V headroom on those CFA parts

intersil

Home | Application | Requirements | Setup | Design | Design Summary | My Designs | Michael Steffes :: Logout :: Give Feedback

Filter Designer

Stage1
 F0: 50 kHz Q: 1.3 Gain: 10
 Topology: Sallen Key
 Selected OPAMP: ISL28127

Stage2
 F0: 50 kHz Q: 0.541 Gain: 10
 Topology: Sallen Key
 Selected OPAMP: ISL24021

Design Constraints


Total Supply Voltage: 10 V
 Max. Vopp at Last Stage Output: 8 V
 Intended Linearity Specifications: SFDR
 Target SFDR Range: 60->69 dBc
 Maximum Expected Signal Frequency: 40 kHz

Required Vippi: 0.6V
 Required Max Peak Vopp: 6V
 Estimated minimum required slew rate: 6.401V/us

Apply

Select Resistor Precision: 1 %

Topology: Sallen Key
 Filter set for overall non-inverting gain



Estimated Minimum Closed Loop Amplifier Bandwidth required: 994.706 kHz

Select	Part Number	Feedback Type	GBP/BW (MHz)	Slew Rate (V/us)	En (nV)	Nominal Vcc (V)	Nominal Is (mA)	Vout Headroom (V)	Vcc Min (V)	Vcc Max (V)	1k MSRP Price	Description
<input checked="" type="checkbox"/>	ISL24021	VFA	5	18	12	10	2	0.025	4.5	19	\$1.27	1A peak Io, RailRail I/O
<input checked="" type="checkbox"/>	EL8108	CFA	190	800	6	12	14.3	1	4.5	13	\$1.88	Dual, High Output Current
<input checked="" type="checkbox"/>	EL5161	CFA	95	1500	4	10	0.75	1.6	5	12.6	\$0.58	LowPwr HighSpeed
<input checked="" type="checkbox"/>	EL5103	VFA	165	2200	12	10	5	1.3	5	12.6	\$1.18	MedPwr High SR
<input checked="" type="checkbox"/>	EL5101	VFA	170	2200	10	10	2.5	1.6	5	12.6	\$1.17	LowPwr High SR
<input checked="" type="checkbox"/>	EL5105	VFA	264	3000	10	10	5	1.3	5	12.6	\$1.30	Highest Speed VFA
<input checked="" type="checkbox"/>	EL5163	CFA	140	3000	3	10	1.5	1.6	5	12.6	\$1.17	MedPwr HighSpeed
<input checked="" type="checkbox"/>	EL5165	CFA	370	4500	2.1	10	5	1.6	5	12.6	\$1.26	HighSlewRate

Picking Suitable Op Amp Solutions

- **The part choices are sorted by minimally acceptable to increasing design margin to the requirements. The top device in the table generated for each stage is deemed minimally suitable and is the default part filled into the top boxes. Going down the list gives more design margin.**
- **This step requires a device selection for each stage before the next step (hitting “Design”)**
- **At any time, you can change a stage to inverting, which then constrains the solution op amps to be VFA since CFA devices cannot (easily) be applied to the those topologies.**
- **The Setup and design process works in gain “magnitudes” but it does report if the overall filter is inverting or non-inverting.**

Picking Suitable Op Amp Solutions

- **To summarize, the computed minimum requirements for each stage shown on this screen include -**
 - Bandwidth if the stage is non-inverting, Gain Bandwidth Product if inverting
 - Slew rate
 - Maximum V_{opp} including any step overshoot or frequency response peaking
 - Maximum input V_{ipp} .
- **These terms are used to constrain and sort the table of op amp selections to parts that -**
 - Can operate at the specified total supply voltage
 - Will not clip given that supply voltage and output swing (including any peaking or step overshoot effects) considering the output headroom of each device.
 - Provides at least 90% of the computed minimum BW and slew rate.
 - Will not limit on the input given the supply voltage and input headroom limits of each device considered.

Executing the Design

- **Once we have design targets for each stage and an op amp selected, hitting the “Design” key will go off and compute the R’s and C’s for each stage and come back with a completed design.**
- **At that point the total specified supply is split into +/- ($V_s/2$) halves and the design is shown as a DC coupled, ground centered, signal swing implementation.**
- **Hitting “Design” from the previous screen (10V supply, 6V output swing), gives the following active filter design.**

Example Design Output Page

- Note the multi-channel versions at the bottom and the simulation options at the top – Hitting the AC tab will run an AC simulation

interSil

Home | Application | Requirements | Setup | Design | Design Summary | My Designs | Michael Steffes :: Logout :: Give Feedback

Filter Analysis - Schematic

Current Design not saved

POWERED BY WebSIM

Configure Noise AC Transient


V₊: 5V V₋: -5V

Devices Selected and Alternate Versions	Stage1	Stage2
Device Selected by Stage	ISL28127	ISL24021
Selected Device Description	Prec.WideVccRange	1A peak Io, RailRail I/O
Single Channel with Disable Version		
Dual Channel Version	ISL28227	
Quad Channel Version		

SIMULATION BY SIMetrix


Output of the AC simulation key.

- Clicking on the Filter AC Output opens a waveform viewer where we can add the Ideal Gain, Phase, and Group Delay. Doing that -



Comparison of Actual to Ideal AC Response.

- This viewer also has two cursors that can be moved and a zoom in feature. Here we see very good overall fit for the simulated filter response vs. ideal. Note the 40dB gain at low frequencies.



Design Summary and Saving/Sharing Options

- Going back to the Filter tool (from the waveform viewer) and clicking Design Summary, will give the following screen

Design Summary Current Design not saved [PDF Download](#) [Download Schematic](#)

Design Requirements

Select Filter Type	Low Pass	Total Supply Voltage	10V
Select Filter Order	4	Max. Vopp at Last Stage Output	6V
Enter Poles Manually?	Yes	Intended Linearity Specifications	SFDR
Filter Cutoff Frequency	50 kHz	Target SFDR Range	60->69dBc
Pass Band Gain	100 V/V	Maximum Expected Signal Frequency	40kHz
Enter Complex Pole or F0&Q?	FQ	Select Resistor Precision	1%

	Gain	F0(Hz)	Q
Stage1	10	50000	1.3
Stage2	10	50000	0.541

Stage1
F0: 50 kHz Q: 1.3 Gain: 10
Topology: Sallen Key
Selected OPAMP: ISL28127

Stage2
F0: 50 kHz Q: 0.541 Gain: 10
Topology: Sallen Key
Selected OPAMP: ISL24021

Schematic

Design Summary and Saving/Sharing Options

- **This summarizes the overall targets, the constraints, and the final circuit design.**
- **Down below on this screen are the BOM the AC, Transient, and/or noise sims that have been done.**
- **Most importantly, in the upper right are 3 paths to go on from here –**
 - **Save the design (the little floppy icon). This saves the design locally in your filter tool folder so you open it up and work on it later. Once saved, you can also share the design by emailing it from the “Saved Designs” tab.**
 - **Download to PDF. This takes the design summary and creates a pdf version that can be saved (and then easily emailed around to colleagues/customers)**
 - **Download to iSim PE. This ports the schematic into a more general purpose simulator where added operations can be performed. These include MonteCarlo simulations, re-ordering the stages, converting it to a single supply design, etc.**

Added Information and Filter Tool Extensions

- **Full User's manual added March, 2010. "Designer's Manual for the iSim Active Filter Designer" – AN1548**
- **Additional parts will be easily added to the tool as they become available (new parts) or as needed (older parts not currently included). Last update in Nov. 2010.**
- **Op Amps in the tool have totally updated/upgraded Spice Macromodels.**
- **Next addition will be the High Pass Filter flow, followed by the BandPass Filter flow during 2011.**
- **If you use the tool and find an issue, please try to re-create it keeping track of exactly how you got to that point and report it using the Feedback option. It is also helpful to save the design and share it.**