

PROGRAMMING

IsoMaxTM is a programming language based on Finite State Machine (FSM) concepts applied to software, with a procedural language (derived from Forth) underneath it. The closest description to the FSM construction type is a "One-Hot" Mealy type of Timer Augmented Finite State Machines. More on these concepts will come later.

QUICK OVERVIEW


What is IsoMaxTM? IsoMaxTM is a real time operating system / language.

How do you program in IsoMaxTM? You create state machines that can run in a virtually parallel architecture.

Step	Programming Action	Syntax
1	Name a state machine	MACHINE <name></name>
2	Select this state	ON-MACHINE <name></name>
3	Name any states appended on the machine	APPEND-STATE <name> APPEND-STATE <name> </name></name>
4	Describe transitions from states to states	IN-STATE <state> CONDITION <boolean> CAUSES <action> THEN-STATE <state> TO-HAPPEN</state></action></boolean></state>
5	Test and Install	{as required}

What do you have to write to make a state machine in IsoMaxTM? You give a machine a name, and then tell the system that's the name you want to work on. You append any number of states to the machine. You describe any number of transitions between states. Then you test the machine and when satisfied, install it into the machine chain.

What is a transition? A transition is how a state machine changes states. What's in a transition? A transition has four components; 1) which state it starts in, 2) the condition necessary to leave, 3) the action to take when the condition comes true, and 4) the state to go to next time. Why are transitions so verbose? The structure makes the transitions easy to read in human language. The constructs IN-STATE, CONDITION, CAUSES, THEN-STATE and TO-HAPPEN are like the five brackets around a table of four things.



In a transition description the constructs IN-STATE, CONDITION, CAUSES, THEN-STATE and TO-HAPPEN are always there (with some possible options to be set out later). The "meat slices" between the "slices of bread" are the hearty stuffing of the description. You will fill in those portions to your own needs and liking. The language provides "the bread" (with only a few options to be discussed later).

So here you have learned a bit of the syntax of IsoMaxTM. Machines are defined, states appended. The transitions are laid out in a pattern, with certain words surrounding others. Procedural parts are inserted in the transitions between the standard clauses.

The syntax is very loose compared to some languages. What is important is the order or sequence these words come in. Whether they occur on one line or many lines, with one space or many spaces between them doesn't matter. Only the order is important.

THREE MACHINES


Now let's take a first step at exploring IsoMax[™] the language by looking at some very simple examples. We'll explore the language with what we've just tested earlier, the LED words. We'll add some machines that will use the LED's as outputs, so we can visually "see" how we're coming along.

REDTRIGGER


First let's make a very simple machine. Since it is so short, at least in V0.3 and later, it's presented first without detailed explanation, entered and tested. Then we will explain the language to create the machine step by step

MACHINE REDTRIGGER ON-MACHINE REDTRIGGER APPEND-STATE RT IN-STATE RT CONDITION PA7 OFF? CAUSES REDLED ON THEN-STATE RT TO-HAPPEN RT SET-STATE (INSTALL REDTRIGGER EVERY 50000 CYCLES SCHEDULE-RUNS REDTRIGGER There you have it, a complete real time program in two lines of IsoMaxTM, and few additional lines to install it. A useful virtual machine is made here with one state and one transition.

This virtual machine acts like a non-retriggerable one-shot made in hardware. (NON-RETRIGGERABLE ONE-SHOT TIMER: Produces a preset timed output signal on the occurrence of an input signal. The timed output response may begin on either the leading edge or the trailing edge of the input signal. The preset time (in this case: infinity) is independent of the duration of the input signal.) For an example of a hardware non-retriggerable one-shot, see http://www.philipslogic.com/products/hc/pdf/74hc221.pdf.



If PA7 goes low briefly, the red LED turns on and stays on even if PA7 then changes. PA7 normally has a pull up resistor that will keep it "on", or "high" if nothing is attached. So attaching push button from PA7 to ground, or even hooking a jumper test lead to ground and pushing the other end into contact with the wire lead in PA7, will cause PA7 to go "off" or "low", and the REDLED will come on.



(In these examples, any port line that can be an input could be used. PA7 here, PB7 and PB6 later, were chosen because they are on $\underline{J1}$ and the easy to access.)

Now if you want, type these lines shown above in. (If you are reading this manual electronically, you should be able to highlight the text on screen and copy the text to the clipboard with Cntl-C. Then you may be able to paste into your terminal program. On <u>MaxTerm</u>, the command to down load the clipboard is Alt-V. On other windows programs it might be Cntl-V.)

Odds are your red LED is already on. When the ServoPod-USBTM powers up, it's designed to have the LED's on, unless programmed otherwise by the user. So to be useful we must reset this one-shot. Enter:

REDLED OFF

Now install the REDTRIGGER by installing it in the (now empty) machine chain.

RT SET-STATE (INSTALL REDTRIGGER EVERY 50000 CYCLES SCHEDULE-RUNS REDTRIGGER


Ground PA7 with a wire or press the push button, and see the red LED come on. Remove the ground or release the push button. The red LED does not go back off. The program is still running, even though all visible changes end at that point. To see that, we'll need to manually reset the LED off so we can see something happen again. Enter.

REDLED OFF

If we ground PA7 again, the red LED will come back on, so even though we are still fully interactive with the ServoPod-USBTM able to type commands like REDLED OFF in manually, the REDTRIGGER machine is running in the background.

Now let's go back through the code, step-by-step. We'll take it nice and easy. We'll take the time explain the concepts of this new language we skipped over previously.

Here in this box, the code for REDTRIGGER "pretty printed" so you can see how the elements of the program relate to a state machine diagram. Usually you start to learn a language by learning the syntax, or how and where elements of the program must be placed. The syntax of the IsoMaxTM language is very loose. Almost anything can go on any line with any amount of white space between them as long as the sequence remains the same. So in the pretty printing, most things are put on a separate line and have spaces in front of them just to make the relationships easy to see. Beyond the basic language syntax, a few words have a further syntax associated to them. They must have new names on the same line as them. In this example, MACHINE, ON-MACHINE and APPEND-STATE require a name following. You will see that they do. More on syntax will come later.



In this example, the first program line, we tell IsoMaxTM we're making a new virtual machine, named REDTRIGGER. (Any group of characters without a space or a backspace or return will do for a name. You can be very creative. Use up to 32 characters. Here the syntax is MACHINE followed by the chosen name.)

MACHINE REDTRIGGER

That's it. We now have a new machine. This particular new machine is named REDTRIGGER. It doesn't do anything yet, but it is part of the language, a piece of our program.

For our second program line, we'll identify REDTRIGGER as the machine we want to append things to. The syntax to do this is to say ON-MACHINE and the name of the

machine we want to work on, which we named REDTRIGGER so the second program line looks like this:

ON-MACHINE REDTRIGGER

(Right now, we only have one machine installed. We could have skipped this second line. Since there could be several machines already in the ServoPod-USBTM at the moment, it is good policy to be explicit. Always use this line before appending states. When you have several machines defined, and you want to add a state or transition to one of them, you will need that line to pick the machine being appended to. Otherwise, the new state or transition will be appended to the last machine worked on.)

All right. We add the machine to the language. We have told the language the name of the machine to add states to. Now we'll add a state with a name. The syntax to do this is to say APPEND-STATE followed by another made-up name of our own. Here we add one state RT like this:

APPEND-STATE RT

States are the fundamental parts of our virtual machine. States help us factor our program down into the important parts. A state is a place where the computer's outputs are stable, or static. Said another way, a state is place where the computer waits. Since all real time programs have places where they wait, we can use the waits to allow other programs to have other processes. There is really nothing for a computer to do while its outputs are stable, except to check if it is time to change the outputs.

(One of the reasons IsoMaxTM can do virtually parallel processing, is it never allows the computer to waste time in a wait, no backwards branches allowed. It allows a check for the need to leave the state once per scheduled time, per machine.)

To review, we've designed a machine and a sub component state. Now we can set up something like a loop, or jump, where we go out from the static state when required to do some processing and come back again to a static wait state.

The rules for changing states along with the actions to do if the rule is met are called transitions. A transition contains the name of the state the rule applies to, the rules called the condition, what to do called the action, and "where to go" to get into another state. (We have only one state in this example, so the last part is easy. There is no choice. We go back into the same state. In machines with more than one state, it is obviously important to have this final piece.)

There's really no point in have a state in a machine without a transition into or out of it. If there is no transition into or out of a state, it is like designing a wait that cannot start, cannot end, and cannot do anything else either.

On the other hand, a state that has no transition into it, but does have one out of it, might be an "initial state" or a "beginning state". A state that has a transition into it, but doesn't have one out of it, might be a "final state" or an "ending state". However, most states will have at least one (or more) transition entering the state and one (or more) transition leaving the state. In our example, we have one transition that leaves the state, and one that comes into the state. It just happens to be the same one.

Together a condition and action makes up a transition, and transitions go from one specific state to another specific state. So there are four pieces necessary to describe a transition; 1) The state the machine starts in. 2) the condition to leave that state 3) the action taken between states and 4) the new state the machine goes to.

Looking at the text box with the graphic in it, we can see the transitions four elements clearly labeled. In the text version, these four elements are printed in bold. In the equivalent graphic they are labeled as "FROM STATE", "BOOLEAN", "ACTION" and "TO STATE".

The "FROM STATE" is RT. The "BOOLEAN" is a simple phrase checking I/O PA7 OFF?. The "ACTION" is REDLED ON. The "TO STATE" is again RT.

So to complete our state machine program, we must define the transition we need. The syntax to make a transition, then, is to fill in the blanks between this form: IN-STATE <name> CONDITION <Boolean> CAUSES <action> THEN-STATE <name> TO-HAPPEN.

Whether the transition is written on one line as it was at first:

IN-STATE RT CONDITION PA7 OFF? CAUSES REDLED ON THEN-STATE RT TO-HAPPEN


Or pretty printed on several lines as it was in the text box:

```
IN-STATE
RT
CONDITION
PA7 OFF?
CAUSES
REDLED ON
THEN-STATE
RT
TO-HAPPEN
```

The effect is the same. The five bordering words are there, and the four user supplied states, condition and action are in the same order and either way do the same thing.

After the transition is added to the program, the program can be tested and installed as shown above. \bullet

State machine diagrams (the graphic above being an example) are nothing new. They are widely used to design hardware. They come with a few minor style variations, mostly related to how the outputs are done. But they are all very similar. The figure to the right is a hardware Quadrature design with four states.



While FSM diagrams are also widely known in programming as an abstract computational element, there are few instances where they are used to design software. Usually, the tools for writing software in state machines are very hard to follow. The programming style doesn't seem to resemble the state machine design, and is often a slow, table-driven "read, process all inputs, computation and output" scheme.

IsoMax[™] technology has overcome this barrier, and gives you the ability to design software that looks "like" hardware and runs "like" hardware (not quite as fast of course, but in the style, or thought process, or "paradigm" of hardware) and is extremely efficient. The Virtually Parallel Machine Architecture lets you design many little, hardware-like, machines, rather than one megalith software program that lumbers through layer after layer of if-then statements. (You might want to refer to the IsoMax Reference Manual to understand the language and its origins.)


ANDGATE1

Let's do another quick little machine and install both machines so you can see them running concurrently.


MACHINE ANDGATE1 ON-MACHINE ANDGATE1 APPEND-STATE X IN-STATE X CONDITION YELLED OFF PA7 ON? PB7 ON? AND CAUSES YELLED ON THEN-STATE X TO-HAPPEN

X SET-STATE (INSTALL ANDGATE1 MACHINE-CHAIN CHN1 REDTRIGGER ANDGATE1 END-MACHINE-CHAIN EVERY 50000 CYCLES SCHEDULE-RUNS CHN1

There you have it, another complete real time program in three lines of IsoMax[™], and one additional line to install it. A useful virtual machine is made here with one state and one transition. This virtual machine acts (almost) like an AND gate made in hardware. For example: <u>http://www.philipslogic.com/products/hc/pdf/74hc08.pdf</u>



Both PA7 and PB7 must be on, or high, to allow the yellow LED to remain on (most of the time). So by attaching push buttons to PA7 and PB7 simulating micro switches this little program could be used like an interlock system detecting "cover closed".



(Now it is worth mentioning, the example is a bit contrived. When you try to make a state machine too simple, you wind up stretching things you shouldn't. This example could have acted exactly like an AND gate if two transitions were used, rather than just one. Instead, a "trick" was used to turn the LED off every time in the condition, then turn it on only when the condition was true. So a noise spike is generated a real "and" gate doesn't have. The trick made the machine simpler, it has half the transitions, but it is less functional. Later we'll revisit this machine in detail to improve it.)


Notice both machines share an input, but are using the opposite sense on that input. ANDGATE1 looks for PA7 to be ON, or HIGH. The internal pull up will normally make PA7 high, as long as it is programmed for a pull up and nothing external pulls it down.

Grounding PA7 enables REDTRIGGER's condition, and inhibits ANDGATE1's condition. Yet the two machines coexist peacefully on the same processor, even sharing the same inputs in different ways.

To see these machines running enter the new code, if you are still running REDTRIGGER, reset (toggle the DTR line on the terminal, for instance, Alt-T twice in <u>MaxTerm</u> or cycle power) and download the whole of both programs.

Initialize REDTRIGGER for action by turning REDLED OFF as before. Grounding PA7 now causes the same result for REDTRIGGER, the red LED goes on, but the opposite effect for the yellow LED, which goes off while PA7 is grounded. Releasing PA7 turns the yellow LED back on, but the red LED remains on.

Again, initialize REDTRIGGER by turning REDLED OFF. Now ground PB7. This has no effect on the red LED, but turns off the yellow LED while grounded. Grounding both PA7 and PB7 at the same time also turns off the yellow LED, and turns on the red LED if not yet set.



Notice how the tightly the two machines are intertwined. Perhaps you can imagine how very simple machines with combinatory logic and sharing inputs and feeding back outputs can quickly start showing some complex behaviors. Let's add some more complexity with another machine sharing the PA7 input.


BOUNCELESS

We have another quick example of a little more complex machine, one with one state and two transitions.

MACHINE BOUNCELESS ON-MACHINE BOUNCELESS APPEND-STATE Y IN-STATE Y CONDITION PA7 OFF? CAUSES GRNLED OFF THEN-STATE Y TO-HAPPEN IN-STATE Y CONDITION PB6 OFF? CAUSES GRNLED ON THEN-STATE Y TO-HAPPEN Y SET-STATE (INSTALL BOUNCELESS MACHINE-CHAIN 3EASY REDTRIGGER ANDGATE BOUNCELESS END-MACHINE-CHAIN EVERY 50000 CYCLES SCHEDULE-RUNS 3EASY


There you have yet another complete design, initialization and installation of a virtual machine in four lines of IsoMaxTM code.

Another name for the machine in this program is "a bounceless switch".




Bounceless switches filter out any noise on their input buttons, and give crisp, one-edge output signals. They do this by toggling state when an input first becomes active, and remaining in that state. If you are familiar with hardware, you might recognize the two gates feed back on each other as a very elementary flip-flop. The flip-flop is a bistable on/off circuit is the basis for a memory cell. The bounceless switch flips when one input is grounded, and will not flip back until the other input is grounded.

By attaching push buttons to PA7 and PB6 the green LED can be toggled from on to off with the press of the PA7 button, or off to on with the press of the PB6. The PA7 button acts as a reset switch, and the PB6 acts as a set switch.



You can see here, in IsoMaxTM, you can simulate hardware machines and circuits, with just a few lines of code. Here we created one machine, gave it one state, and appended two transitions to that state. Then we installed the finished machine along with the two previous machines. All run in the background, freeing us to program more virtual machines that can also run in parallel, or interactively monitor existing machines from the foreground.



Notice all three virtual hardware circuits are installed at the same time, they operate virtually in parallel, and the ServoPod-USBTM is still not visibly taxed by having these machines run in parallel. Further, all three machines share one input, so their behavior is strongly linked.

SYNTAX AND FORMATTING

Let's talk a second about pretty printing, or pretty formatting. To go a bit into syntax again, you'll need to remember the following. Everything in $IsoMax^{TM}$ is a word or a number. Words and numbers are separated spaces (or returns).

Some words have a little syntax of their own. The most common cases for such words are those that require a name to follow them. When you add a new name, you can use any combinations of characters or letters except (obviously) spaces and backspaces, and carriage returns. So, when it comes to pretty formatting, you can put as much on one line as will fit (up to 80 characters). Or you can put as little on one line as you wish, as long as you keep your words whole. However, some words will require a name to follow them, so those names will have to be on the same line.

In the examples you will see white space (blanks) used to add some formatting to the source text. MACHINE starts at the left, and is followed by the name of the new machine being added to the language. ON-MACHNE is indented right by two spaces. APPEND-STATE x is indented two additional spaces. This is the suggested, but not mandatory, offset to achieve pretty formatting. Use two spaces to indent for levels. The transitions are similarly laid out, where the required words are positioned at the left, and the user programming is stepped in two spaces.

MULTIPLE STATES/MULTIPLE TRANSITIONS

Before we leave the previous "Three Machines", let's review the AND machine again, since it had a little trick in it to keep it simple, just one state and one transition. The trick does simplify things, but goes too far, and causes a glitch in the output. To make an AND gate which is just like the hardware AND we need at least two transitions. The previous example, BOUNCELESS was the first state machine with more than one transition. We'll follow this precedent and redo ANDGATE2 with two transitions.


ANDGATE2

MACHINE ANDGATE2

```
ON-MACHINE ANDGATE2
   APPEND-STATE X
IN-STATE
 Х
CONDITION
 PA7 ON?
 PB7 ON? AND
CAUSES
 YELLED ON
THEN-STATE
 Х
TO-HAPPEN
IN-STATE
 Х
CONDITION
 PA7 OFF?
 PB7 OFF? OR
CAUSES
 YELLED OFF
THEN-STATE
 Х
TO-HAPPEN
```

X SET-STATE (INSTALL ANDGATE2

EVERY 50000 CYCLES SCHEDULE-RUNS ANDGATE2



Compare the transitions in the two ANDGATE's to understand the trick in ANDGATE1. Notice there is an "action" included in the ANDGATE1 condition clause. See the **YELLED OFF** statement (highlighted in bold) in ANDGATE1, not present in ANDGATE2? Further notice the same phrase **YELLED OFF** appears in the second transition of ANDGATE2 as the object action of that transition.

TRANSITION COMPARISON			
ANDGATE1	ANDO	GATE2	
IN-STATE	IN-STATE	IN-STATE	
Х	Х	Х	
CONDITION	CONDITION	CONDITION	
YELLED OFF			
PA7 ON?	PA7 ON?	PA7 OFF?	
PB7 ON? AND	PB7 ON? AND	PB7 OFF? OR	
CAUSES	CAUSES	CAUSES	
YELLED ON	YELLED ON	YELLED OFF	
THEN-STATE	THEN-STATE	THEN-STATE	
Х	Х	Х	
TO-HAPPEN	TO-HAPPEN	TO-HAPPEN	

The way this trick worked was by using an action in the condition clause, every time the scheduler ran the chain of machines, it would execute the conditions clauses of all transitions on any active state. Only if the condition was true, did any action of a transition get executed. Consequently, the trick used in ANDGATE1 caused the action of the second transition to happen when conditionals (only) should be running. This meant it was as if the second transition of ANDGATE2 happened every time. Then if the condition found the action to be a "wrong" output in the conditional, the action of ANDGATE1 ran and corrected the situation. The brief time the processor took to correct the wrong output was the "glitch" in ANDGATE1's output.

Now this AND gate, ANDGATE2, is just like the hardware AND, except not as fast as most modern versions of AND gates implemented in random logic on silicon. The latency of the outputs of ANDGATE2 are determined by how many times ANDGATE2 runs per second. The programmer determines the rate, so has control of the latency, to the limits of the CPU's processing power.

The original ANDGATE1 serves as an example of what not to do, yet also just how flexible you can be with the language model. Using an action between the CONDITION and CAUSES phrase is not prohibited, but is considered not appropriate in the paradigm of Isostructure.

An algorithm flowing to determine a single Boolean value should be the only thing in the condition clause of a transition. Any other action there slows the machine down, being executed every time the machine chain runs.

Most of the time, states wait. A state is meant to take no action, and have no output. They run the condition only to check if it is time to stop the wait, time to take an action in a transition.

The actions we have taken in these simple machines if very short. More complex machines can have very complex actions, which should only be run when it is absolutely necessary. Putting actions in the conditional lengthens the time it takes to operate waiting machines, and steals time from other transitions.

Why was it necessary to have two transitions to do a proper AND gate? To find the answer look at the output of an AND gate. There are two possible mutually exclusive outputs, a "1" or a "0". Once action cannot set an output high or low. One output can set a bit high. It takes a different output to set a bit low. Hence, two separate outputs are required.

ANDOUT

Couldn't we just slip an action into the condition spot and do away with both transitions? Couldn't we just make a "thread" to do the work periodically? Yes, perhaps, but that would break the paradigm. Let's make a non-machine definition. The output of our conditional is in fact a Boolean itself. Why not define:

: ANDOUT PA7 ON? PB7 ON? AND IF YELLED ON ELSE YELLED OFF THEN ;

Why not forget the entire "machine and state" stuff, and stick ANDOUT in the machine chain instead? There are no backwards branches in this code. It has no Program Counter Capture (PCC) Loops. It runs straight through to termination. It would work.


This, however, is another trick you should avoid. Again, why? This code does one of two actions every time the scheduler runs. The actions take longer than the Boolean test and transfer to another thread. The system will run slower, because the same outputs are being generated time after time, whether they have changed or not. While the speed penalty in this example is exceedingly small, it could be considerable for larger state machines with more detailed actions.

A deeper reason exists that reveals a great truth about state machines. Notice we have used a state machine to simulate a hardware gate. What the AND gate outputs next is completely dependent on what the inputs are next. An AND gate has an output which has no feedback. An AND gate has no memory. State machines can have memory. Their future outputs depend on more than the inputs present. A state machine's outputs can also depend on the history of previous states. To appreciate this great difference between state machines and simple gates, we must first look a bit further at some examples with multiple states and multiple transitions.

ANDGATE3

We are going to do another AND gate version, ANDGATE3, to illustrate this point about state machines having multiple states. This version will have two transitions and two states. Up until now, our machines have had a single state. Machines with a single state in general are not very versatile or interesting. You need to start thinking in terms of machines with many states. This is a gentle introduction starting with a familiar problem. Another change is in effect here. We have previously first written the code so as to make the program small in terms of lines. We used this style to emphasize small program length. From now on, we are going to pretty print it so it reads as easily as possible, instead.

```
MACHINE ANDGATE3
  ON-MACHINE ANDGATE3
   APPEND-STATE X0
   APPEND-STATE X1
IN-STATE
 X0
CONDITION
 PA7 ON? PB7 ON? AND
CAUSES
 YELLED ON
 PB0 ON
THEN-STATE
 X1
TO-HAPPEN
IN-STATE
 X1
CONDITION
 PA7 OFF? PB7 OFF? OR
CAUSES
 YELLED OFF
 PB0 OFF
THEN-STATE
 X0
TO-HAPPEN
XO SET-STATE ( INSTALL ANDGATE3
EVERY 50000 CYCLES SCHEDULE-RUNS ANDGATE3
```



Notice how similar this version of an AND gate, ANDGATE3, is to the previous version, ANDGATE2. The major difference is that there are two states instead of one. We also added some "spice" to the action clauses, doing another output on PB0, to show how actions can be more complicated.

INTER-MACHINE COMMUNICATIONS

Now imagine ANDGATE3 is not an end unto itself, but just a piece of a larger problem. Now let's say another machine needs to know if both PA7 and PB7 are both high? If we had only one state, it would have to recalculate the AND phrase, or read back what ANDGATE3 had written as outputs. Rereading written outputs is sometimes dangerous, because there are hardware outputs which is cannot be read back. If we use different states for each different output, the state information itself stores which state is active. All an additional machine has to do to discover the status of PA7 and PB7 AND'ed together is check the stored state information of ANDGATE3. To accomplish this, simply query the state this way.

X0 IS-STATE?

A Boolean value will be returned that is TRUE if either PA7 and PB7 are low. This Boolean can be part of a condition in another state. On the other hand:

X1 IS-STATE?

will return a TRUE value only if PA7 and PB7 are both high.

STATE MEMORY

So you see, a state machine's current state is as much as an output as the outputs PB0 ON and YELLOW LED ON are, less likely to have read back problems, and faster to check. The current state contains more information than other outputs. It can also contain history. The current state is so versatile, in fact, it can store all the pertinent history necessary to make any decision on past inputs and transitions. This is the deep truth about state machines we sought.

9-2 THE FINITE-STATE MODEL -- BASIC DEFINITION

The behavior of a finite-state machine is described as a sequence of events that occur at discrete instants, designated t = 1, 2, 3, etc. Suppose that a machine *M* has been receiving inputs signals and has been responding by producing output signals. If now, at time t, we were to apply an input signal x(t) to M, its response z(t) would depend on x(t), as well as the past inputs to *M*.

From: SWITCHING AND FINITE AUTOMATA THEORY, KOHAVI


No similar solution is possible with short code threads. While variables can indeed be used in threads, and threads can again reference those variable, using threads and variables leads to deeply nested IF ELSE THEN structures and dreaded spaghetti code which often invades and complicates real time programs.

BOUNCELESS+

To put the application of state history to the test, let's revisit our previous version of the machine BOUNCELESS. Refer back to the code for transitions we used in BOUNCELESS.

STATE Y		
IN-STATE	IN-STATE	
Y	Y	
CONDITION	CONDITION	
PA7 OFF?	PB6 OFF?	
CAUSES	CAUSES	
GRNLED OFF	GRNLED ON	
THEN-STATE	THEN-STATE	
Y	Y	
TO-HAPPEN	TO-HAPPEN	

This code worked fine, as long as PA7 and PB6 were pressed one at a time. The green LED would go on and off without noise or bounces between states. Notice however, PA7 and PB6 being low at the same time is not excluded from the code. If both lines go low at the same time, the output of our machine is not well determined. One state output will take precedence over the other, but which it will be cannot be determined from just looking at the program. Whichever transition gets first service will win.



Now consider how BOUNCELESS+ can be improved if the state machines history is integrated into the problem. In order to have state history of any significance, however, we must have multiple states. As we did with our ANDGATE3 let's add one more state. The new states are WAITON and WAITOFF and run our two transitions between the two states. At first blush, the new machine looks more complicated, probably slower, but not significantly different from the previous version. This is not true however. When the scheduler calls a machine, only the active state and its transitions are considered. So in the previous version each time Y was executed, two conditionals on two transitions were tested (assuming no true condition). In this machine, two conditionals on *only* one transition are tested. As a result this machine runs slightly faster.

Further, the new BOUNCELESS+ machine is better behaved. (In fact, it is better behaved than the original hardware circuit shown!) It is truly bounceless, even if both switches are pressed at once. The first input detected down either takes us to its state or inhibits the release of its state. The other input can dance all it wants, as long as the one first down remains down. Only when the original input is released can a new input cause a change of state. In the rare case where both signals occur at once, it is the history, the existing state, which determines the status of the machine.

STATE WAITOFF	STATE WAITON
IN-STATE	IN-STATE
WAITOFF	WAITON
CONDITION	CONDITION
PA7 OFF? PB7 ON? AND	PB7 OFF? PA7 ON? AND
CAUSES	CAUSES
GRNLED ON	GRNLED OFF
THEN-STATE	THEN-STATE
WAITON	WAITOFF
TO-HAPPEN	TO-HAPPEN

DELAYS

Let's say we want to make a steady blinker out of the green LED. In a conventional procedural language, like BASIC, C, FORTH, or Java, etc., you'd probably program a loop blinking the LED on then off. Between each loop would be a delay of some kind, perhaps a subroutine you call which also spins in a loop wasting time.

Assem	bler	BASIC	C JAVA	FORTH
LOOP1	LDX # 0	FOR I=1 TO N	While (1)	BEGIN
LOOP2		GOSUB DELAY	{ delay(x);	DELAY
	BNE LOOP2			
	ldaa #1	LET PB=TRUE	<pre>out(1,portA1);</pre>	LED-ON
	STAA PORTA			
	LDX # 0			
LOOP3	DEX	GOSUB DELAY	delay(x);	DELAY
	BNE LOOP3			
	LDAA #N	Let PB=FALSE	<pre>out(0,portA1);</pre>	LED-OFF
	STAA PORTA			

JMP LOOP1	NEXT	}	AGAIN
-----------	------	---	-------

Here's where IsoMaxTM will start to look different from any other language you're likely to have ever seen before. The idea behind Virtually Parallel Machine Architecture is constructing virtual machines, each a little "state machine" in its own right. But this IsoStructure requires a limitation on the machine, themselves. In IsoMaxTM, there are no program loops, there are no backwards branches, there are no calls to time wasting delays allowed. Instead we design machines with states. If we want a loop, we can make a state, then write a transition from that state that returns to that state, and accomplish roughly the same thing. Also in IsoMaxTM, there are no delay loops.

The whole point of having a state is to allow "being in the state" to be "the delay".

Breaking this restriction will break the functionality of IsoStructure, and the parallel machines will stop running in parallel. If you've ever programmed in any other language, your hardest habit to break will be to get away from the idea of looping in your program, and using the states and transitions to do the equivalent of looping for you.

A valid condition to leave a state might be a count down of passes through the state until a 0 count reached. Given the periodicity of the scheduler calling the machine chain, and the initial value in the counter, this would make a delay that didn't "wait" in the conventional sense of backwards branching.

BLINKGRN

Now for an example of a delay using the count down to zero, we make a machine BLINKGRN. Reset your ServoPod-USBTM so it is clean and clear of any programs, and then begin.

```
MACHINE BLINKGRN
ON-MACHINE BLINKGRN
APPEND-STATE BG1
APPEND-STATE BG2
```

The action taken when we leave the state will be to turn the LED off and reinitialize the counter. The other half of the problem in the other state we go to is just the reversed. We delay for a count, then turn the LED back on.


Since we're going to count, we need two variables to work with. One contains the count, the other the initial value we count down from. Let's add a place for those variables now, and initialize them

```
: -LOOPVAR <BUILDS HERE P, 1- DUP , , DOES>

P@ DUP @ 0= IF DUP 1 + @ SWAP ! TRUE ELSE 1-! FALSE THEN ;

100 -LOOPVAR CNT
```

IN-STATE BG1 CONDITION CNT CAUSES GRNLED OFF THEN-STATE BG2 TO-HAPPEN IN-STATE BG2 CONDITION CNT CAUSES GRNLED ON THEN-STATE BG1 TO-HAPPEN



Above, the two transitions are "pretty printed" to make the four components of a transition stand out. As discussed previously, as long as the structure is in this order it could just as well been run together on a single line (or so) per transition, like this


IN-STATE BG1 CONDITION CNT CAUSES GRNLED OFF THEN-STATE BG2 TO-HAPPEN

IN-STATE BG2 CONDITION CNT CAUSES GRNLED ON THEN-STATE BG1 TO-HAPPEN

Finally, the new machine must be installed and tested

BG1 SET-STATE (INSTALL BLINKGRN EVERY 50000 CYCLES SCHEDULE-RUNS BLINKGRN

The result of this program is that the green LED blinks on and off. Every time the scheduler runs the machine chain, control is passed to whichever state BG1 or BG2 is active. The -LOOPVAR created word CNT is decremented and tested. When the CNT reaches zero, it is reinitialize back to the originally set value, and passes a Boolean on to be tested by the transition. If the Boolean is TRUE, the action is initiated.



The GRNLED is turned ON of OFF (as programmed in the active state) and the other state is set to happen the next control returns to this machine.

SPEED

You've seen how to write a machine that delays based on a counter. Let's now try a slightly less useful machine just to illustrate how fast the ServoPod-USBTM can change state. First reset your machine to get rid of the existing machines.

ZIPGRN

MACHINE ZIPGRN

```
ON-MACHINE ZIPGRN
APPEND-STATE ZIPON
APPEND-STATE ZIPOFF
```

IN-STATE ZIPON CONDITION TRUE CAUSES GRNLED OFF THEN-STATE ZIPOFF TO-HAPPEN

```
IN-STATE ZIPOFF CONDITION TRUE CAUSES GRNLED ON THEN-STATE ZIPON TO-HAPPEN
```

ZIPON SET-STATE

Now rather than install our new machine we're going to test it by running it "by hand" interactively. Type in:

ZPON SET-STATE ZIPGRN



ZIPGRN should cause a change in the green LED. The machine runs as quickly as it can to termination, through one state transition, and stops. Run it again. Type:

ZIPGRN



Once again, the green LED should change. This time the machine starts in the state with the LED off. The always TRUE condition makes the transition's action happen and the next state is set to again, back to the original state. As many times as you run it, the machine will change the green LED back and forth.

Now with the machine program and tested, we're ready to install the machine into the machine chain. The phrase to install a machine is :

EVERY n CYCLES SCHEDULE-RUNS word

So for our single machine we'd say:

ZIPON SET-STATE EVERY 5000 CYCLES SCHEDULE-RUNS ZIPGRN

Now if you look at your green LED, you'll see it is slightly dimmed.



That's because it is being turned off half the time, and is on half the time. But it is happening so fast you can't even see it.

REDYEL

Let's do another of the same kind. This time lets do the red and yellow LED, and have them toggle, only one on at a time. Here we go:

MACHINE REDYEL

ON-MACHINE REDYEL APPEND-STATE REDON APPEND-STATE YELON

IN-STATE REDON CONDITION TRUE CAUSES REDLED OFF YELLED ON THEN-STATE YELON TO-HAPPEN

```
IN-STATE YELON CONDITION TRUE CAUSES REDLED ON YELLED OFF THEN-STATE REDON TO-HAPPEN
```

Notice we have more things happening in the action this time. One LED is turned on and one off in the action. You can have multiple instructions in an action.

Test it. Type:

```
REDON SET-STATE
REDYEL
REDYEL
REDYEL
REDYEL
```

See the red and yellow LED's trade back and forth from on to off and vice versa.



All this time, the ZIPGRN machine has been running in the background, because it is in the installed machine chain. Let's replace the installed machine chain with another. So we define a new machine chain with both our virtual machines in it, and install it.

```
MACHINE-CHAIN CHN2
ZIPGRN
REDYEL
END-MACHINE-CHAIN
REDON SET-STATE
EVERY 5000 CYCLES SCHEDULE-RUNS CHN2
```

With the new machine chain installed, all three LED's look slightly dimmed.



Again, they are being turned on and off a thousand times a second. But to your eye, you can't see the individual transitions. Both our virtual machines are running in virtual parallel, and we still don't see any slow down in the interactive nature of the ServoPod-USBTM.

So what was the point of making these two machines? Well, these two machines are running faster than the previous ones. The previous ones were installed with 50,000 cycles between runs. That gave a scan-loop repetition of 100 times a second. Fine for many mechanical issues, on the edge of being slow for electronic interfaces. These last examples were installed with 5,000 cycles between runs. The scan-loop repetition was 1000 times a second. Fine for many electronic interfaces, that is fast enough. Now let's change the timing value. Redo the installation with the SCHEDULE-RUNS command.

The scan-loop repetition is 10,000 times a second.

EVERY 500 CYCLES SCHEDULE-RUNS CHN2

Let's see if we can press our luck.

EVERY 100 CYCLES SCHEDULE-RUNS CHN2

Even running two machines 50,000 times a second in high-level language, there is still time left over to run the foreground routine. This means, two separate tasks are being started and running a series of high-level instructions 50,000 times a second. This shows the ServoPod-USBTM is running more than four hundred thousand high-level instructions per second. The ServoPod-USBTM performance is unparalleled in any small computer available today.

TRINARIES

With the state machine structures already given, and a simple input and output words many useful machines can be built. Almost all binary digital control applications can be written with the trinary operators.

As an example, let's consider a digital thermostat. The thermostat works on a digital input with a temperature sensor that indicates the current temperature is either above or below the current set point. The old style thermostats had a coil made of two dissimilar metals, so as the temperature rose, the outside metal expanded more rapidly than the interior one, causing a mercury capsule to tip over. The mercury moving to one end of the capsule or the other made or broke the circuit. The additional weight of mercury caused a slight feedback widening the set point. Most heater systems are digital in nature as well.

They are either on or off. They have no proportional range of heating settings, only heating and not heating. So in the case of a thermostat, everything necessary can be programmed with the machine format already known, and a digital input for temperature and a digital output for the heater, which can be programmed with trinaries.

Input trinary operators need three parameters to operate. Using the trinary operation mode of testing bits and masking unwanted bits out would be convenient. This mode requires: 1) a mask telling which bits in to be checked for high or low settings, 2) a mask telling which of the 1 possible bits are to be considered, and 3) the address of the I/O port you are using. The keywords which separate the parameters are, in order: 1) SET-MASK, 2) CLR-MASK and 3) AT-ADDRESS. Finally, the keyword FOR-INPUT finishes the defining process, identifying the trinary operator in effect.

```
DEFINE <name> TEST-MASK <mask> DATA-MASK <mask> AT-ADDRESS <address> FOR-INPUT
```

Putting the keywords and parameters together produces the following lines of IsoMaxTM code. Before entering hexadecimal numbers, the keyword HEX invokes the use of the hexadecimal number system. This remains in effect until it is change by a later command. The numbering system can be returned to decimal using the keyword DECIMAL:

HEX DEFINE TOO-COLD? TEST-MASK 01 DATA-MASK 01 AT-ADDRESS 0FB1 FOR-INPUT DEFINE TOO-HOT? TEST-MASK 01 DATA-MASK 00 AT-ADDRESS 0FB1 FOR-INPUT DECIMAL

Output trinary operators also need three parameters. In this instance, using the trinary operation mode of setting and clearing bits would be convenient. This mode requires: 1) a mask telling which bits in the output port are to be set, 2) a mask telling which bits in the output port are to be cleared, and 3) the address of the I/O port. The keywords which proceed the parameters are, in order: 1) SET-MASK, 2) CLR-MASK and 3) AT-ADDRESS. Finally, the keyword FOR-OUTPUT finishes the defining process, identifying which trinary operator is in effect.

DEFINE <name> AND-MASK <mask> XOR-MASK <mask> AT-ADDRESS <address> FOR-OUTPUT DEFINE <name> CLR-MASK <mask> SET-MASK <mask> AT-ADDRESS <address> FOR-OUTPUT

A single output port line is needed to turn the heater on and off. The act of turning the heater on is unique and different from turning the heater off, however. Two actions need to be defined, therefore, even though only one I/O line is involved. PA1 was selected for the heater control signal.

When PA1 is high, or set, the heater is turned on. To make PA1 high, requires PA1 to be set, without changing any other bit of the port. Therefore, a set mask of 02 indicates the next to least significant bit in the port, corresponding to PA1, is to be set. All other bits are to be left alone without being set. A clear mask of 00 indicates no other bits of the port are to be cleared.

When PA1 is low, or clear, the heater is turned off. To make PA1 low, requires PA1 to be cleared, without changing any other bit of the port. Therefore, a set mask of 00 indicates no other bits of the port are to be set. A clear mask of 02 indicates the next to least significant bit in the port, corresponding to PA1, is to be cleared. All other bits are to be left alone without being cleared.

Putting the keywords and parameters together produces the following lines of IsoMaxTM code:

```
HEX
DEFINE HEATER-ON SET-MASK 02 CLR-MASK 00 AT-ADDRESS 0FB0 FOR-OUTPUT
DEFINE HEATER-OFF SET-MASK 00 CLR-MASK 02 AT-ADDRESS 0FB0 FOR-OUTPUT
DECIMAL
```

Only a handful of system words need to be covered to allow programming at a system level, now.

FLASH AND AUTOSTARTING

Here's everything you need to copy an application to Flash and to autostart it. Here, briefly, are the steps:

1. You should start with a clean Servopod, by doing SCRUB. This will erase the Program Flash and remove any previous autostart patterns.

2. In the program file, each Forth word should be followed by EEWORD. This applies to colon definitions, CODE and CODE-SUB words, constants, variables, "defined" words (those created with <BUILDS..DOES>), and objects (those created with OBJECT).

3. If IMMEDIATE is used, it must come *before* EEWORD (i.e., you must do IMMEDIATE EEWORD and *not* EEWORD IMMEDIATE).

4. For IsoMax code the following rules apply:

a. MACHINE <name> must be followed by EEWORD.

b. APPEND-STATE <name> must be followed by EEWORD.

c. IN-STATE ... TO-HAPPEN (or THIS-TIME or NEXT-TIME) must be followed by IN-EE.

d. MACHINE-CHAIN ... END-MACHINE-CHAIN must be followed by EEWORD. e. ON-MACHINE <name> is *not* followed by any EE command.

[Note that we can make EEWORD and IN-EE automatic, if you want all state machines to be built in Flash and never in RAM.]

5. When the application is complete, you must use SAVE-RAM to preserve the state machine variables in Data Flash. (This does *not* save kernel variables.)

6. Finally you can set the autostart vector in Program Flash. AUTOSTART <wordname> E.g., AUTOSTART MAIN

<address> AUTOSTART <wordname> (from V0.3 to V0.62) E.g., HEX 3C00 AUTOSTART MAIN

The board should now reset into the application program.

ISOMAX GLOSSARY

Stack comments use the following notation:

- n a signed 16-bit value, -32768..+32767.
- u an unsigned 16-bit value, 0..65535.
- +n a signed, positive 16-bit value, 0..+32767.
- w a generic16-bit value.
- 16b a generic 16-bit value.
- addr an address (16 bits).

c a character. (Note: stored as 16 bits on the ServoPod-USB^{TMTM})

- 8b a generic 8-bit value. (Note: stored as 16 bits on the ServoPod-USB^{TMTM})
- d a signed 32-bit value, -2,147,483,648..+2,147,483,647.
- ud an unsigned 32-bit value, 0..4,294,967,295.
- wd a generic 32-bit value.
- 32b a generic 32-bit value.

r a floating-point (real) value.

flag a logical flag, zero = false, -1 (all ones) = true.

Values on the stack before and after execution of a word are given as follows:

(before after)	normal integer data stack
(F: before after)	floating-point data stack
(C: before after)	compile-time behavior of the integer data stack.

Stack comments in italics also refer to compile-time behavior.

Integer Arithmetic

Word	Stack Effect	Description
*	(w1 w2 w3)	Multiplies w2 by w1 and leaves the product w3 on
		the stack.
*/	(n1 n2 n3 n4)	Multiplies n2 by n1 and divides the product by n3.
		The quotient, n4 is placed on the stack.
*/MOD	(n1 n2 n3 n4 n5)	n1 is multiplied by n2 producing a product which is
		divided by n3. The remainder, n4 and the quotient,
		n5 are then placed on the stack.
+	(w1 w2 w3)	Adds w2 and w1 then leaves the sum, w3 on the
		stack.
+!	(w1 addr)	Adds w1 to the value at addr then stores the sum at
		addr replacing its previous value.
-	(w1 w2 w3)	Subtracts w2 from w1 and leaves the result, w3 on

		the stack.
/	(n1 n2 n3)	Divides n1 by n2 and leaves the quotient n3 on the stack.
/MOD	(n1 n2 n3 n4)	Divides n1 by n2 then leaves on the stack the remainder n3 and the quotient n4.
1+	(w1 w2)	Adds 1 to w1 then leaves the sum, w2 on the stack.
1+!	(addr)	Adds one to the value at addr and stores the result at addr.
1-	(w1 w2)	Subtract 1 from w1 then leaves the difference, w2 on the stack.
1-!	(addr)	Subtracts one from the value at addr and stores the result at addr.
2*	(w1w2)	Multiplies w1 by 2 to give w2.
2+	(w1 w2)	Adds two to w1 and leaves the sum, w2 on the stack.
2-	(w1 w2)	Subtracts two from w1 and leaves the result, w2 on the stack.
2/	(n1 n2)	Divides n1 by 2, giving n2 as the result.
\times	(8b1/8b2 8b2/8b1)	Swaps the upper and lower bytes of the value on the stack.
ABS	(n u)	Leaves on the stack the absolute value, u of n.
MAX	(n1 n2 n3)	Leaves the greater of n1 and n2 as n3.
MIN	(n1 n2 n3)	Leaves the lesser of n1 and n2 as n3.
MOD	(n1 n2 n3)	Divides n1 by n2 and leaves the remainder n3.
NEGATE	(n1 n2)	Leaves the two's complement n2 of n1.
UM*	(u1 u2ud)	Multiplies u1 and u2 returning the double length product ud.
UM/MOD	(ud u1 u2 u3)	Divides the double length unsigned number ud by u1 and returns the single length remainder u2 and the single length quotient u3.

Logical and Comparison

Word	Stack Effect	Description
0<	(n flag)	Leaves a true flag if n is less than zero.
0=	(w flag)	Leaves a true flag if w is equal to zero.
0>	(n flag)	Leaves a true flag if n is greater than zero.
<	(n1 n2 flag)	Leaves a true flag on stack if n1 is less than n2.
=	(w1 w2 flag)	Returns a true flag if w1 is equal to w2.
>	(n1 n2 flag)	Returns a true flag if n1 is greater than n2.
AND	(16b1 16b2	Leaves the bitwise logical AND of 16b1 and
	16b3)	16b2 as 16b3.
CLEAR-BITS		Clears bits at addr corresponding to 1s in mask b.
INVERT	(16b1 16b2)	Leaves the one's complement 16b2 of 16b1.
NOT	(flag1 flag2)	Leaves the logical inverse flag2 of flag1. flag2
		is false if flag1 was true, and vice versa.
OR	(16b1 16b2	Leaves the inclusive-or 16b3 of 16b1 an 16b2.

	16b3)	
SET-BITS	(b addr)	Sets bits at addr corresponding to 1s in mask b.
TOGGLE-BITS	(b addr)	Toggles bits at addr corresponding to 1s in mask
		b.
U<	(u1 u2flag)	Returns a true flag if u1 is less then u2.
XOR	(16b1 16b2	Performs a bit-by-bit exclusive or of 16b1 with
	16b3)	16b2 to give 16b3.

Double-Precision Operations

Word	Stack Effect	Description
2CONSTANT	(32b)	Creates a double length constant for a <name>. When</name>
<name></name>	(20h)	<name> is executed, 32b is left on the stack.</name>
2DROP	(32b)	Removes 32b from the stack.
2DUP	(32b 32b 32b)	Duplicates 32b.
20VER	(32b1 32b2 32b1 32b2 32b3)	32b3 is a copy of 32b1
2ROT	(32b1 32b2 32b3 32b2 32b3 32b1)	Rotates 32b1 to the top of the stack.
2SWAP	(32b1 32b2 32b2 32b1)	Swaps 32b1 and 32b2 on the stack.
2VARIABLE	()	Creates double-length variable for <name>. when <name></name></name>
<name></name>		is executed, its parameter field address is placed on the stack.
D*	(d1 d2 d3)	Multiplies d1 by d2 and leaves the product d3 on the stack.
D+	(wd1 wd2 wd3)	Adds wd1 and wd2 and leaves the result, wd3 on stack.
D-	(wd1 wd2 wd3	Subtracts wd2 from wd1 and returns the dif- ference wd3.
D/	(d1 d2 d3)	Divides d1 by d2 and leaves the quotient d3 on the stack.
D0=	(wd flag)	Returns a true flag if wd is equal to zero.
D2/	(d1 d2)	Divides d1 by 2 and gives quotient d2.
D<	(d1 d2 flag)	Leaves a true flag if d1 is less than d2; otherwise leaves a false flag.
D=	(wd1 wd2 flag)	Returns a true flag if wd1 is equal to wd2.
DABS	(d ud)	Returns the absolute value of d as ud.
DCONSTANT	(32b)	Creates a double length constant for a <name>. When</name>
<name></name>		<name> is executed, 32b is left on the stack. Same as 2CONSTANT.</name>
DDROP	(32b)	Removes 32b from the stack. Same as 2DROP.
DDUP	(32b 32b 32b)	Duplicates 32b. Same as 2DUP.

DMAX DMIN DMOD DNEGATE DOVER	(d1 d2 d3) (d1 d2 d3) (d1 d2 d3) (d1 d2) (32b1 32b2 32b1 32b2 32b3	Returns d3 as the greater of d1 or d2. Returns d3 as the lesser of d1 or d2. Divides d1 by d2 and leaves the remainder d3. Leaves the two's complement d2 of d1. 32b3 is a copy of 32b1. Same as 20VER.
DROT) (32b1 32b2 32b3 32b2 22b2 22b1)	Rotates 32b1 to the top of the stack. Same as 2ROT.
DSWAP	32b3 32b1) (32b1 32b2 32b2 32b1)	Swaps 32b1 and 32b2 on the stack. Same as 2SWAP.
DU<	(ud1 ud2 flag)	Returns a true flag if ud1 is less than ud2.
DVARIABLE <name></name>	()	Creates double-length variable for <name>. when <name> is executed, its parameter field address is placed on the stack. Same as 2VARIABLE.</name></name>
S->D	(n d)	Sign extend single number to double number.

Floating-point Operations

Word 2**X	Stack Effect (F: r1 r2)	Description Raise 2 to the r1 power giving r2.
D>F	(d) (F - r)	R is the floating-point equivalent of d.
e	(F: r1)	Put natural value e (= 2.718282) on the floating- point stack as r1.
F!	(addr) (F:r)	Store r at addr.
F*	(F:r1 r2 r3)	Multiply r1 by r2 giving r3.
F**	(F:r1 r2 r3)	Raise r1 to the r2 power giving r3.
F+	(F:r1 r2 r3)	Add r1 to r2, giving r3.
F,	(F:r)	Store r as a floating-point number in the next available dictionary location.
F-	(F:r1 r2 r3)	Subtract r2 from r1, giving r3.
F/	(F:r1 r2 r3)	Divide r1 by r2, giving r3.
F0<	(F:r) (flag)	flag is true if r is less than zero.
F0=	(F:r) (flag)	flag is true if r is equal to zero.
F2*	(F:r1 r2)	Multiply r1 by 2 giving r2.
F2/	(F:r1 r2)	Divide r1 by 2 giving r2.
F<	(F:r1 r2)(flag)	flag is true if r1 is less than r2.
F>D	(F:r)(d)	Convert r to d.
F@	(addr)(F: r)	r is the value stored at addr.
FABS	(F:r1 r2)	R2 is the absolute value of r1.
FALOG	(F:r1 r2)	Raise 10 to the power r1, giving r2.
FATAN	(F:r1 r2)	R2 is the principal radian whose tangent is r1.

FATAN2 FCONSTANT	(F:r1 r2 r3) (F:r)	R3 is the radian angle whose tangent is $r1/r2$. Define a constant <name> with value r.</name>
<name></name>		
FCOS	(F:r1 r2)	r2 is the cosine of the radian angle r1.
FDEPTH	(+n)	+n is the number of values contained on separate
		floating point stack.
FDROP	(F:r)	Remove r from the floating-point stack.
FDUP	(F:r r r)	Duplicate r.
FEXP	(F:r1 r2)	Raise e to the power r1, giving r2.
FLN	(F:r1 r2)	R2 is the natural logarithm of r1.
FLOAT+	(addr1 addr2)	Add the size of a floating-point value to addr1.
FLOATS	(n1 n2)	n2 is the size, in bytes, of n1 floating-point numbers.
FLOG	(F:r1 r2)	R2 is the base 10 logarithm of r1.
FLOOR	(F:r1 r2)	Round r1 using the "round to negative infinity"
	(= ··· =)	rule, giving r2.
FMAX	(F:r1 r2 r3)	r3 is the maximum of r1 and r2.
FMIN	(F:r1 r2 r3)	r3 is the minimum of r2 and r3.
FNEGATE	(F:r1 r2)	r2 is the negation of r1.
FNIP	(F:r1 r2 r2)	Remove second number down from floating-point
EQUED	$(\mathbf{E}, \mathbf{r}, 1, \mathbf{r}, 2, \mathbf{r}, 1, \mathbf{r}, 2)$	stack.
FOVER	(F:r1 r2 r1 r2	Place a copy of r1 on top of the floating-point stack.
EDOUND	$(\mathbf{F}_{r1}, \mathbf{r}_{2})$	
FROUND	(F:r1 r2)	Round r1 using the ";round to even"; rule, giving r2.
FSIN	(F:r1 r2)	R2 is the sine of the radian angle r1.
FSQRT	(F:r1 r2)	R2 is the square root of r1.
FSWAP	(F:r1 r2 r2 r1)	Exchange the top two floating-point stack items.
FTAN	(F:r1 r2)	R2 is the tangent of the radian angle r1.
FVARIABLE	()	Create a floating-point variable <name>. Reserve</name>
<name></name>		data memory in the dictionary sufficient to hold a
		floating-point value.
LOG2	(F:r1 r2)	R2 is the base 2 logarithm of r1.
ODD-POLY	(F: r1)(addr)	Evaluate odd-polynomial giving r1.
PI	(F: r1)	Put the numerical value of pi on the floating- point
		stack as r1.
POLY	(F: r1)(addr)	Evaluate polynomial giving r1.
S>F	(n)(F: r)	R is the floating-point equivalent of n.
SF!	(addr)(F:r)	Store the floating point number r as a 32 bit IEEE
		single precision number at addr.
SF@	(addr)(F: r)	Fetch the 32-bit IEEE single precision number
		stored at addr to the floating-point stack as r in the
		internal representation.

Stack Operations

Word	Stack Effect	Description
-ROLL	(n)	Removes the value on the top of stack and inserts it
	· · ·	into the nth place from the top of stack.
>R	(16b)	Removes 16b from user stack and place it onto return stack.
?DUP	(16b 16b 16b), (0 0)	Duplicates 16b if it is a non-zero.
DEPTH	(+n)	Returns count +n of numbers on the data stack.
DROP	(16b)	Removes 16b from the data stack.
DUP	(16b 16b 16b)	Duplicates 16b.
OVER	(16b1 16b2 16b1 16b2 16b3)	16b3 is a copy of 16b1.
PICK	(+n 16b)	Copies the data stack's +nth item onto the top.
R>	(16b)	16b is removed from the return stack and placed onto the data stack.
R@	(16b)	16b is a copy of the top of the return stack.
ROLL	(+n)	Removes the stack's nth item and places it onto the top of stack.
ROT	(16b1 16b2 16b3 - 16b2 16b3 16b1)	Rotates 16b1 to the top of the stack.
RP!	()	Initializes the bottom of the return stack.
RP@	(addr)	addr is the address of the top of the return stack just before RP@ was executed.
SP!	()	Initializes the bottom of the parameter stack.
SP@	(addr)	addr is the address of the top of the parameter stack just before SP@ was executed.
SWAP	(16b1 16b2 16b2 16b1)	Exchanges positions of the top two items of the stack.

String Operations

Word -TRAILING	Stack Effect (addr +n1 addr +n2)	Description Counts +n1 characters starting at addr and subtracts 1 from the count when a blank is encountered. Leaves on the stack the final string count, n2 and
		addr.
."	()	Displays the characters following it up to the delimiter ".
.(()	Displays string following .(delimited by).
COUNT	(addr1 addr2 +n)	Leaves the address, addr2 and the character count $+n$ of text beginning at addr1.
PCOUNT	(addr1 addr2 +n)	Leaves the address, addr2 and the character count +n of text beginning at addr1 in Program memory.

Terminal I/O

Word	Stack Effect	Description
?KEY	(flag)	True if any key is depressed.
?TERMINAL	(flag)	True if any key is depressed. Same as ?KEY.
CR	()	Generates a carriage return and line feed.
EMIT	(16b)	Displays the ASCII equivalent of 16b onto the screen.
EXPECT	(addr +n)	Stores up to +n characters into memory beginning at addr.
KEY	(16b)	Pauses to wait for a key to be pressed and then places the ASCII value of the key (n) on the stack.
PTYPE	(addr +n)	Displays a string of +n characters from Program memory, starting with the character at addr.
SPACE	()	Sends a space (blank) to the current output device.
SPACES	(+n)	Sends +n spaces (blanks) to the current output device.
TYPE	(addr +n)	Displays a string of +n characters starting with the character at addr.

Numeric Output

Word #	Stack Effect (+d1 +d2)	Description +d1 is divided by BASE and the quotient is placed onto the stack. The remainder is converted to an
#>	(32b addr +n)	ASCII character and appended to the output string toward lower memory addresses. Terminates formatted (or pictured) output string (ready for TYPE).
#S	(+d00)	Converts all digits of an entire number into string.
(E.)	(F:r)(addr +n)	Convert the top number on the floating-point stack to its character string representation using the scientific notation. Addr is the address of the location where the character string representation of r is stored, and +n is the number of bytes.
(F.)	(F:r)(addr +n)	Convert the top number on the floating-point stack to its character string representation using the fixed- point notation. Addr is the address of the location where the character string representation of r is stored, and $+n$ is the number of bytes.
•	(n)	Removes n from the top of stack and displays it.
.R	(n +n)	Displays the value n right justified in a field +n characters wide according to the value of BASE.
<#	()	Starts a formatted (pictured) numeric output.

		Terminated by #>.
?	(addr)	Displays the contents of addr.
BASE	(addr)	Leaves the address of the user variable containing
		the numeric numeric conversion radix.
D.	(d)	Displays the value of d.
D.R	(d +n)	Displays the value of d right justified in a field +n
		characters wide.
DECIMAL	()	Sets the input-output numeric conversion base to ten.
E.	()(F:r)	Convert the top number on the floating-point stack
		to its character string representation using the
		scientific notation.
F.	(F:r)()	Print the top number on the floating-point stack on
		the screen using fixed-point notation.
F?	(addr)	Display the floating-point contents stored at addr.
HEX	()	Sets the numeric input-output conversion base to
		sixteen.
HOLD	(char)	Inserts character into a pictured numeric out- put
		string.
PLACES	(n)	Set the number of decimal places (digits to the right
		of the radix point) displayed by E. and F.
SIGN	(n)	Appends an ASCII "; - "; (minus sign) to the start of
		a pictured numeric output string if n is negative.
U.	(u)	Displays the unsigned value of u followed by a
		space.
U.R	(u +n)	Displays the value of u right justified in a field +n
		characters wide according to the value of BASE.

Numeric Input

Word	Stack Effect	Description
CONVERT	(+d1 addr1	Converts an input string into a number.
	+d2 addr2)	
FNUMBER	(+d1 addr1 +d2	Converts an input string into a number.
	addr2)	
NUMBER	(addr d)	Converts the counted string at addr to d according to
		the value of BASE.

Memory Operations

Word	Stack Effect	Description
!	(16b addr)	Stores 16b at addr.
2!	(32b addr)	Stores 32b at addr.
2@	(addr 32b)	Returns 32b from addr.
@	(addr 16b)	Replaces addr with its 16b contents on top of the

		stack.
@!	(16b addr)	Stores 16 at address pointed to by addr.
@@	(addr 16b)	Replaces addr with 16b, 16b is contents of address pointed to by addr.
BLANK	(addr u)	Sets u bytes of memory beginning at addr to the ASCII code for space (decimal 32).
C!	(c addr)	Stores the character c into addr.
C@	(addr c)	Fetches the character c contents from addr.
CMOVE	(addr1 addr2 u)	Moves towards high memory the u bytes at ad- dresses addr1 and addr2.
CMOVE>	(addr1 addr2 u)	Moves u bytes beginning at addr1 to addr2.
D!	(32b addr)	Stores 32b at addr. Same as 2!
D@	(addr 32b)	Returns 32b from addr. Same as 2@
EE!	(16b addr)	Stores 16b into addr in EEPROM.
EEC!	(16b addr)	Stores the least significant byte of 16b into addr in EEPROM.
EEMOVE	(addr1 addr2 u)	Moves towards high memory the u bytes at addresses addr1 and addr2. addr2 should be in EEPROM.
EEERASE	(addr)	Erase one page of Data Flash memory at addr.
ERASE	(addr u)	Sets u bytes of memory to zero, beginning at addr.
EXCHANGE	(w1 addr w2)	Fetches contents w2 from addr, then stores w1 at addr. (Exchanges w1 for w2 at addr.)
FILL	(addr u c)	Fills u bytes, beginning at addr, with byte pattern c.
P!	(16b addr)	Stores 16b into Program memory at at addr.
P@	(addr 16b)	Fetches the 16b contents from Program memory at addr.
PC!	(c addr)	Stores the character c into Program memory at addr.
PC@	(addr c)	Fetches the character c contents from Program memory at addr.
PF!	(16b addr)	Stores 16b into addr in Program Flash ROM.
PFERASE	(addr)	Erase one page of Program Flash memory at addr.
PFMOVE	(addr1 addr2 u)	Moves the u locations from Program RAM at addr1, to Program Flash at addr2.
TOGGLE	(addr b)	Toggles setting of bits with mask b at addr.

Memory Allocation

Word	Stack Effect	Description
,	(16b)	Stores 16b into a word at the next available
		dictionary location.
?AVAIL	()	Prints an error message if insufficient RAM or Flash
		memory space is available.

ALLOT	(w)	Reserves w bytes of dictionary space.
AVAIL	(n)	Returns number of locations remaining in Data
		RAM memory.
С,	(c)	Stores the character c into a byte at the next
		available dictionary location.
CELL+	(addr1 addr2)	Add the size of one cell to addr1, giving addr2.
EEAVAIL	(n)	Returns number of locations remaining in EEPROM
		(Data Flash) memory.
EXRAM	()	Enable external RAM. (for future use)
FLOAT+	(addr1 addr2)	Add the size of one floating-point number to addr1,
		giving addr2.
FLOATS	(n1 n2)	Returns the number of memory locations n2 used by
		n1 floating-point numbers.
HERE	(addr)	Leaves the address of the next available dictionary
		location.
Ρ,	(w)	Stores 16b into a word at the next available location
		in Program memory.
PALLOT	(n)	Reserves n bytes of dictionary space in Program
		memory.
PAVAIL	(n)	Returns number of locations remaining in Program
		RAM memory.
PC,	(c)	Stores the character c into a byte at the next
		available location in Program memory.
PF,	(n)	Stores 16b into a word at the next available location
		in Program Flash ROM.
PFAVAIL	(n)	Returns number of locations remaining in Program
		Flash memory.
PHERE	(addr)	Leaves the address of the next available dictionary
		location in Program memory.

Program Control

Word	Stack Effect	Description
+LOOP	(n)	Increments the DO LOOP index by n.
	(C: sys)	
AGAIN	()	Affect an unconditional jump back to the start of a
	(C: sys)	BEGIN-AGAIN loop.
BEGIN	()	Marks the start of a loop.
	(C: sys)	
DO	(w1 w2)	Repeats execution of words between DO LOOPs
	(C: sys)	and DO +LOOPs, the number of times is specified
	-	by the limit from w2 to w1.
ELSE	()	Allows execution of words between IF and ELSE if
	(C: sys1 sys2)	the flag is true, otherwise, it forces execu- tion of words after ELSE.

(flag) (C: sys)	Performs the same function as UNTIL . See UNTIL .
	Executes the definition found at addr.
()	Causes execution to leave the current word and go back to where the word was called from.
(w)	Places the loop index onto the stack.
(flag)	Allows a program to branch on condition.
(C: sys)	
(w)	Returns the index of the next outer loop.
(w)	Returns the index of the second outer loop in nested do loops.
()	Forces termination of a DO LOOP.
()	Defines the end point of a do-loop.
(C: sys)	
()	Terminates a BEGINWHILEREPEAT loop.
(C: sys)	
()	Marks the end of a conditional branch or marks
(C: sys)	where execution will continue relative to a cor-
	responding IF or ELSE.
(flag)	Marks the end of an indefinite loop.
(C: sys)	
(flag)	Decides the continuation or termination of a
(C: sys1 sys2)	BEGINWHILEREPEAT loop.
	(C: sys) (addr) (w) (flag) (C: sys) (w) (w) (w) () (C: sys) () (C: sys) () (C: sys) (C: sys) (flag) (flag)

Compiler

' <name></name>	(addr)	Returns <name>'s compilation address, addr.</name>
(()	Starts a comment input. Comment is ended by a).
: <name></name>	(sys)	Starts the definition of a word <name>. Definition is terminated by a ; .</name>
:CASE	(n) (C: sys)	Creates a dictionary entry for <name> and sets the compile mode.</name>
;	(sys)	Terminates a colon-definiton.
;CODE	()	Terminates a defining-word. May only be used in
	(C: sys1	compilation mode.
	sys2)	
AUTOSTART	(addr)	Prepare autostart vector at addr which will cause
<name></name>		<name> to be executed upon reset. Note: addr must</name>
		be on a 1K address boundary.
CODE	(sys)	Creates an assembler definition.
CODE-INT	(sys)	Creates an assembler definition interrupt routine.
CODE-SUB	(sys)	Creates an assembler definition subroutine.
COMPILE	()	Copies the compilation address of the next non- immediate word following COMPILE.
CONSTANT	(16b)	Creates a dictionary entry for <name>.</name>

<name></name>		
DOES>	(addr)	Marks the termination of the defining part of the
	(C:)	defining word <name> and begins the definition of</name>
		the run-time action for words that will later be
		defined by <name>.</name>
EEWORD	()	Moves code of last defined word from the Program
		RAM memory to the Program Flash memory.
END-CODE	(sys)	Terminates an assembler definition.
FORGET	()	Deletes <name> from the dictionary.</name>
<name></name>		
IMMEDIATE	()	Marks the most recently created dictionary entry as a
		word that will be executed immediately even if
		FORTH is in compile mode.
IS <name></name>	(16b)	Creates a dictionary entry <name> for the constant</name>
		value 16b. Same as CONSTANT.
RECURSE	()	Compile the compilation address of definition
		currently being defined.
UNDO	()	Forget the latest definition regardless of smudge
		condition.
USER <name></name>	(n)	Create a user variable.
VARIABLE	()	Creates a single length variable.
<name></name>		
\	()	Starts a comment that continues to end-of-line.

Compiler Internals

Word	Stack Effect	Description
;S	()	Stop interpretation.
<builds< td=""><td>()</td><td>Creates a new dictionary entry for <name> which is parsed from the input stream.</name></td></builds<>	()	Creates a new dictionary entry for <name> which is parsed from the input stream.</name>
<mark< td=""><td>(addr)</td><td>Leaves current dictionary location to be resolved by <resolve .<="" td=""></resolve></td></mark<>	(addr)	Leaves current dictionary location to be resolved by <resolve .<="" td=""></resolve>
<resolve< td=""><td>(addr)</td><td>Compiles branch offset to location previously left by <mark .<="" td=""></mark></td></resolve<>	(addr)	Compiles branch offset to location previously left by <mark .<="" td=""></mark>
>BODY	(addr1 addr2)	Leaves on the stack the parameter field address, addr2 of a given field address, addr1.
>MARK	(addr)	Compiles zero in place of forward branch offset and marks it for future resolve.
>RESOLVE	(addr)	Corrects branch offset previously compiled by >mark to current dictionary location.
?BRANCH	(flag)	Compiles a conditional branch operation.
?COMP	()	Checks for compilation mode, gives error if not.
?CSP	()	Checks for stack integrity through defining process, gives error if not.
?ERROR	(flag n)	If flag is true, error n is initiated.

?EXEC ?PAIRS	() (n1 n2)	Checks for interpretation mode, gives error if not. Checks for matched structure pairs, gives error if
		not.
?STACK	()	Checks to see if stack is within limits, gives error if not
[()	Places the system into interpret state to execute non- immediate word/s during compilation.
[']	(addr) (C:)	Returns and compiles the code field address of a word in a colon-definition.
[COMPILE]	()	Causes an immediate word to be compiled.
]	()	Places the system into compilation state.] places a non-zero value into the user variable STATE.
ATO4	(n)	Returns address of subroutine call to high level word as indicated in R0 register.
BRANCH	()	Compiles an unconditional branch operation.
CFA	(pfa cfa)	Alter parameter field pointer address to code field address.
CREATE	()	Creates a dictionary entry for <name>.</name>
<name></name>		
DLITERAL	(32b)	Compile a system dependent operation so that when later executed, 32b will be left on the stack.
FIND	(addr1 addr2	Obtains an address of counted strings, addr1 from
	n)	the stack. Searches the dictionary for the string.
FLITERAL	(F:r)	Compile r as a floating point literal.
INTERPRET	()	Begins text interpretation at the character indexed by the contents of >IN relative to the block number contained in BLK, continuing until the input stream is exhausted.
LATEST	(nfa)	Leaves name field address (nfa) of top word in CURRENT.
LFA	(pfaptr lfa)	Alter parameter field pointer address to link field address.
LITERAL	(16b)	Compile a system dependent operation so that when later executed, 16b will be left on the stack.
NFA	(pfaptr - nfa)	Alter parameter field pointer address to name field address.
PFAPTR	(nfa pfaptr)	Alter name field address to parameter field pointer address.
QUERY	()	Stores input characters into text input buffer.
SMUDGE	()	Toggles visibility bit in head, enabling definitions to be found.
TASK	()	A dictionary marker null word.
TRAVERSE	(addr n addr)	Adjust addr positively or negatively until contents of addr is greater then \$7F.
WORD	(char addr)	Generates a counted string until an ASCII code, char is encountered or the input stream is exhausted.

Returns addr which is the beginning address of where the counted string are stored.

Error Processing

Word	Stack Effect	Description
ABORT	()	Clears the data stack and performs the function of
		QUIT .
ABORT"	(flag) (C:)	If flag is true, message that follows "; is dis- played
		and the ABORT function is performed. If flag is
		false, the flag is dropped and execu- tion continues.
COLD	()	Cold starts FORTH.
ERROR	()	Begins error processing.
MESSAGE	(n)	Prints error message # n.
QUIT	()	Clears the return stack, stops compilation and returns
		control to current input device.

System Variables

Word	Stack Effect	Description
#TIB	(addr)	Returns the address of the user variable that holds the number of characters input.
>IN	(addr)	Leaves the address of the user variable >IN which contains the number of bytes from the beginning of the input stream at any particular moment during interpretation.
BLK	(addr)	Leaves the address of the user variable contain- ing the the number of block that is currently being interpreted.
CONTEXT	(addr)	Returns the address of a user variable that determines the vocabulary to be searched first in the dictionary.
CURRENT	(addr)	Returns the address of the user variable specifying the vocabulary into which new word definitions will be entered.
DP	(addr)	Put Dictionary Pointer address on stack.
DPL	(addr)	Returns the address of the user variable con- taining the number of places after the frac- tional point for input conversion.
EDELAY	(addr)	Put EEPROM programming delay variable onto the stack.
EDP	(addr)	Put EEPROM memory pointer onto the stack.
FENCE	(addr)	System variable which specifies the highest address from which words may be compiled.

FLD	(addr)	Returns the address of the user variable which contains the value of the field length reserved for a number during output conversion.
FSP	(addr)	User variable holds floating-point stack pointer.
FSP0	(addr)	User variable holds initial value of floating- point stack pointer.
PAD	(addr)	Puts onto stack the starting address in memory of scratchpad.
PDP	(addr)	System variable which holds the address of the next available Program memory location.
PFDP	(addr)	System variable which holds the address of the next available Program Flash memory location.
R0	(addr)	Returns the address of the variable containing the initial value of the bottom of the return stack.
S 0	(addr)	Returns the address of the variable containing the initial value of the bottom of the stack.
seed	(addr)	Place the variable on the stack.
SPAN	(addr)	Returns the address of the user variable that contains the count of characters received and stored by the most recent execution of EXPECT.
STATE	(addr)	Returns the address of the user variable that contains a value defining the compilation state.
TIB	(addr)	Returns the address of the start of the text- input buffer.
UABORT WARNING	(addr) ()	User variable points to ABORT routine. User variable controls error handling.

System Constants

Word	Stack Effect	Description
B/BUF	(n)	Number of characters in a block storage buffer (not used).
BL	(32)	Puts the ASCII code for a space (decimal 32) on the stack.
C/L	(n)	Maximum number of characters per line.
FALSE	(flag)	Returns a false flag (zero).
ISOMAX	(n)	Returns the current IsoMax version number.
TRUE	(flag)	Returns a true flag (all bits '1').

ServoPod-USB[™] Control

Word	Stack Effect	Description
DINT	()	Disable CPU interrupts. Warning: disables IsoMax and may disable serial I/O.
EINT	()	Enable CPU interrupts.
HALFSPEEDCPU	()	Switch ServoPod-USB TM CPU to 20 MHz clock. All timing functions (baud rate, PWM output, etc.) operate at half speed.
FULLSPEEDCPU	()	Switch ServoPod-USB [™] CPU to normal 40 MHz clock.
RESTORE-RAM	()	Restores system and user RAM variables from Data Flash.
SAVE-RAM	()	Copies system and user RAM variables to Data Flash.
SCRUB	()	Erases Data Flash and user's Program Flash, empties the dictionary, and restores system variables to their default values.

Debugging

Word	Stack Effect	Description
.S	()	Display stack contents without modifying the stack.
DUMP	(addr u)	Displays u bytes of data memory starting at addr.
F.S	()	Display the contents of the floating-point stack without modifying the stack.
FLASH	()	Launch the Flash memory programmer. (unused)
ID.	(nfa)	Print <name> given name field address (NFA).</name>
PDUMP	(addr u)	Displays u bytes of Program memory starting at addr.
WORDS	()	Lists all the words in the CURRENT vocabulary.

Object Oriented Programming

Word .CLASSES	Stack Effect	Description Display all defined objects and classes. Same as
BEGIN-CLASS	(sys1)	WORDS. Defines a class <name>, and begins the "private"</name>
<name> END-CLASS</name>	(sys2)	definitions of the class. Ends the definition of class <name>.</name>
<name> NO-CONTEXT</name>	()	Clears the object context, and hides all private methods.
OBJECT <name></name>		Defines an object <name> which is a member of the currently active class.</name>
OBJREF	(addr)	System variable holding the address of the currently active object.

PUBLIC	(sys1 sys2)	Ends the "private" and starts the "public" definitions of
		the class.
SELF	(addr)	Returns the address of the currently active object.

IsoMax State Machines

Word WITH-VALUE n	Stack Effect (sys)	Description Specifies 'n' to be used as tag value to be stored for this state.
AS-TAG	(sys)	Ends a tag definition for a state.
END-MACHINE- CHAIN	(sys)	Ends definition of a machine chain.
MACHINE-CHAIN <name></name>	(sys)	Starts definition of a machine chain <name>.</name>
.MACHINES	()	Prints a list of all INSTALLed machines.
PERIOD	(n)	Changes the running IsoMax period to 'n' cycles.
ISOMAX-START	()	Initializes and starts IsoMax. Clears the machine list and starts the timer interrupt at the default rate of 50000 cycles.
NO-MACHINES	()	Clears the IsoMax machine list.
ALL-MACHINES	()	Execute, once, all machines on the IsoMax machine list.
UNINSTALL	()	Removes the last-added machine from the list of running IsoMax machines.
INSTALL <name></name>	()	Adds machine <name> to the list of running IsoMax machines.</name>
MACHINE-LIST	(addr)	System variable pointing to the head of the IsoMax installed-machine list.
SCHEDULE-RUNS	(sys)	Specifies that machine chain <name> is to be</name>
<name></name>		performed by IsoMax. This overrides the INSTALL machine list.
CYCLES	(sys)	Specifies period for SCHEDULE-RUNS; e.g., EVERY n CYCLES SCHEDULE-RUNS name.
EVERY	(sys)	Specifies period for SCHEDULE-RUNS; see CYCLES.
STOP-TIMER	()	Halts IsoMax by stopping the timer interrupt.
TCFAVG	(addr)	System variable holding the average IsoMax processing time.
TCFMIN	(addr)	System variable holding the minimum IsoMax processing time.
TCFMAX	(addr)	System variable holding the maximum IsoMax processing time.
TCFALARMVECTOR	(addr)	System variable holding the CFA of a word to be performed when TCFALARM is reached. Zero means "no action."

TCFALARM	(addr)	System variable holding an "alarm limit" for TCFOVFLO. Zero means "no alarm."
TCFOVFLO	(addr)	System variable holding a count of the number of times state processing overran the allotted time.
TCFTICKS	(addr)	System variable holding a running count of IsoMax timer interrupts.
IS-STATE?	(addr f)	Given state address "addr", returns true if that is the current state in the associated state machine.
SET-STATE	(addr)	Makes the given state "addr" the current state in its associated state machine.
IN-EE	()	Moves code of last defined CONDITION clause from the Program RAM memory to the Program Flash memory.
TO-HAPPEN	(addr)	Makes given state "addr" execute on the next iteration of the IsoMax machine. Same as NEXT-TIME.
NEXT-TIME	(addr)	Makes given state "addr" execute on the next iteration of the IsoMax machine.
THIS-TIME	(addr)	Makes given state "addr" execute on this iteration of the IsoMax machine, i.e., immediately.
THEN-STATE	(sys3)	Ends the CAUSES clause.
CAUSES	(sys2 sys3	Specifies actions to be taken when the CONDITION clause is satisfied.
CONDITION	(sys1 sys2	Specifies the logical condition to be tested for a state transition.
IN-STATE	(sys1)	Specifies the state to which the following condition clause will apply.
ON-MACHINE <name></name>	()	Specifies the machine to which new states and condition clauses will be added.
APPEND-STATE <name></name>	()	Adds a new state "name" to the currently selected machine.
MACHINE <name></name>	()	Defines a new state machine "name".
CURSTATE	(addr)	System variable used by the IsoMax compiler.
ALLOC	(n addr)	Allocate "n" locations of state data and return its address "addr".
RAM	(addr)	System variable which holds an optional address for IsoMax state data allocation. If zero, IsoMax state data will use the dictionary for state data.

I/O Trinaries

Word	Stack Effect	Description
AND-MASK n	(sys)	Specifies 'n' to be used as the AND mask for output.
AT-ADDR addr	(sys)	Specifies the address 'addr' to be used for input or output.
CLR-MASK n	(sys)	Specifies 'n' to be used as the Clear mask for output.
DATA-MASK n	(sys)	Specifies 'n' to be used as the Data mask for input.
DEFINE <name></name>	(sys1)	Begin the definition of an I/O or procedural trinary.
END-PROC	(sys2)	Ends a PROC definition.
FOR-INPUT	(sys)	Ends an input trinary definition.
FOR-OUTPUT	(sys)	Ends an output trinary definition.
PROC	(sys1 sys2)	Defines an I/O trinary using procedural code.
SET-MASK n	(sys)	Specifies 'n' to be used as the Set mask for output.
TEST-MASK n	(sys)	Specifies 'n' to be used as the Test mask for input.
XOR-MASK n	(sys)	Specifies 'n' to be used as the XOR mask for output.

Loop Indexes

Word LOOPINDEX <name></name>	Stack Effect	Description Define a loop-index variable <name>. <name> will then be used to select the variable for one of the following index operations.</name></name>
START	(n)	Set the starting value of the given loop-index variable.
END	(n)	Set the ending value of the given loop-index variable.
STEP	(n)	Set the increment to be used for the given loop-index variable.
RESET	()	Reset the given loop-index variable to its starting value.
COUNT	(flag)	Increment the loop-index variable by its STEP value. If it passes the END value, reset the variable and return a true flag. Otherwise return a false flag.
VALUE LOOPINDEXES	(n) ()	Return the current value of the given loop-index variable. Select LOOPINDEXES methods for compilation.

Bit I/O

Word	Stack Effect	Description
PE0 PE1 PE2 PE3 PE4	()	Select the given pin or LED for the following
PE5 PE6 PE7 PD0 PD1		I/O operation.
PD2 PD3 PD4 PD5 PB0		
PB1 PB2 PB3 PB4 PB5		
PB6 PB7 PA0 PA1 PA2		

PA3 PA4 PA5 PA6 PA7 GRNLED YELLED REDLED		
OFF	()	Make the given pin an output and turn it off.
ON	()	Make the given pin an output and turn it on.
TOGGLE	()	Make the given pin an output and invert its state.
SET	(flag)	Make the given pin an output and set it on or off as determined by flag.
GETBIT	(16b)	Make the given pin an input and return its bit value.
ON?	(flag)	Make the given pin an input and return true if it is on.
OFF?	(flag)	Make the given pin an input and return true if it is off.
?ON	(flag)	Return true if the pin is on; do not change its direction (works with input or output pins).
?OFF	(flag)	Return true if the pin is off; do not change its direction (works with input or output pins).
IS-OUTPUT	()	Make the given pin an output.
IS-INPUT	()	Make the given pin an input. (Hi-Z)
I/O <name></name>	(16b addr)	Define a GPIO pin <name> using bit mask 16b at addr.</name>
GPIO	()	Select GPIO methods for compilation.

Byte I/O

Word	Stack Effect	Description
PORTB PORTA	()	Select the given port for the following I/O operation.
GETBYTE	(8b)	Make the given port an input and return its 8-bit contents as 8b.
PUTBYTE	(8b)	Make the given port an output and write the value 8b to the port.
IS-OUTPUT	()	Make the given port an output.
IS-INPUT	()	Make the given port an input. (Hi-Z)
I/O <name></name>	(addr)	Define a GPIO port <name> at addr.</name>
BYTEIO	()	Select BYTEIO methods for compilation.

Serial Communications Interface

Word SCI1 SCI0 BAUD	Stack Effect () (u)	Description Select the given port for the following I/O operation. Set the serial port to "u" baud. If HALFSPEEDCPU
RX?	(u)	is selected, the baud rate will be u/2. Return nonzero if a character is waiting in the
		receiver. If buffered, return the number of characters waiting.
RX	(char)	Get a received character. If no character available, this will wait.
TX?	(u)	Return nonzero if the transmitter can accept a character. If buffered, return the number of characters the buffer can accept.
TX	(char)	Send a character.
RXBUFFER	(addr u)	Specify a buffer at addr with length u is to be used for receiving. u must be at least 5. If u=0, disables receive buffering.
TXBUFFER	(addr u)	Specify a buffer at addr with length u is to be used for transmitting. u must be at least 5. If u=0, disables transmit buffering.
SCIS	()	Select SCIS methods for compilation.

Serial Peripheral Interface

Word	Stack Effect	Description
SPI0	()	Select the given port for the following I/O operation.
MBAUD	(n)	Set the SPI port to n Mbaud. n must be 1, 2, 5, or 20, corresponding to actual rates of 1.25, 2.5, 5, or 20 Mbaud. All other values of n will be ignored and will leave the baud rate unchanged.
LEADING-EDGE	()	Receive data is captured by master & slave on the first (leading) edge of the clock pulse. (CPHA=0)
TRAILING-EDGE	()	Receive data is captured by master & slave on the second (trailing) edge of the clock pulse. (CPHA=1)
ACTIVE-HIGH	()	Leading and Trailing edge refer to an active-high pulse. (CPOL=0).
ACTIVE-LOW	()	Leading and Trailing edge refer to an active-low pulse. (CPOL=1).
LSB-FIRST	()	Cause data to be sent and received LSB first.
MSB-FIRST	()	Cause data to be sent and received MSB first.
BITS	(n)	Specify the word length to be transmitted/received. n may be 2 to 16.

SLAVE	()	Enable the port as an SPI slave.
MASTER	()	Enable the port as an SPI master.
RX-SPI?	(u)	Return nonzero if a word is waiting in the receiver.
		If buffered, return the number of words waiting.
RX-SPI	(16b)	Get a received word. If no word is available in the
		receive buffer, this will wait. In MASTER mode, data
		will only be shifted in when a word is transmitted by
		TX-SPI. In this mode you should use RX-SPI
		immediately after TX-SPI to read the data that was
		received.
TX-SPI?	(u)	Return nonzero if the transmitter can accept a word.
		If buffered, return the number of words the buffer
		can accept.
TX-SPI	(16b)	Send a word on the SPI port. In MASTER mode, this
		will output 2 to 16 bits on the MOSI, generate 2 to
		16 clocks on the SCLK pin, and simultaneously
		input 2 to 16 bits on the MISO pin.
RXBUFFER	(addr u)	Specify a buffer at addr with length u is to be used
		for receiving. u must be at least 5. If u=0, disables
		receive buffering.
TXBUFFER	(addr u)	Specify a buffer at addr with length u is to be used
		for transmitting. u must be at least 5. If u=0,
		disables transmit buffering.
SPI	()	Select SPI methods for compilation.

Timers

Word TD2 TD1 TD0 TC3 TC2 TC1 TC0 TB3 TB2 TB1 TB0 TA3 TA2 TA1 TA0	Stack Effect	Description Select the given timer for the following I/O operation.
ACTIVE-HIGH	()	Change output & input to normal polarity, 1=on. For output, PWM-OUT will control the <i>high</i> pulse width. For input, CHK-PWM-IN will measure the width of the <i>high</i> pulse. The reset default is ACTIVE-HIGH.
ACTIVE-LOW	()	Change output & input to inverse polarity, 0=on. For output, PWM-OUT will control the <i>low</i> pulse width. For input, CHK-PWM-IN will measure the width of the <i>low</i> pulse.
ON	()	Make the given pin a digital output and turn it on.
OFF	()	Make the given pin a digital output and turn it off.
TOGGLE	()	Make the given pin a digital output and invert its state.

SET	(flag)	Make the given pin a digital output and set it on or off as determined by flag.
ON?	(flag)	Make the given pin a digital input and return true if it is on.
OFF?	(flag)	Make the given pin a digital input and return true if it is on.
GETBIT	(16b)	Make the given pin a digital input and return its bit value.
?ON	(flag)	Return true if the timer input pin is on; do not change its mode.
?OFF	(flag)	Return true if the timer input pin is off; do not change its mode.
SET-PWM-IN	()	Start time measurement of an input pulse. The duration of the next high pulse will be measured (or low pulse if ACTIVE-LOW).
CHK-PWM-IN	(u)	Returns the measured duration of the pulse, in cycles of a 2.5 MHz clock, or zero if not yet detected. Only the first non-zero result is valid; successive checks will give indeterminate results.
PWM-PERIOD	(u)	Set PWM period to u cycles of a 2.5 MHz clock. u may be 100-FFFF hex.
PWM-OUT	(u)	Outputs a PWM signal with a given duty cycle u, 0- FFFF hex, where FFFF is 100%. PWM-PERIOD must be specified before using PWM-OUT.
TIMER <name></name>	(addr)	Define a timer <name> at addr.</name>
TIMERS	()	Select TIMERS methods for compilation.

PWM Output Pins

Word PWMB5 PWMB4 PWMB3 PWMB2 PWMB1 PWMB0 PWMA5 PWMA4 PWMA3 PWMA2 PWMA1 PWMA0	Stack Effect ()	Description Select the given pin for the following I/O operation.
PWM-PERIOD	(+n)	Set PWM period to +n cycles of a 2.5 MHz clock. n may be 100-7FFF hex. This will affect all PWM outputs in the group (A or B).
PWM-OUT	(u)	Outputs a PWM signal with a given duty cycle u, 0-FFFF hex, where FFFF is 100%. PWM-PERIOD must be specified before using PWM-OUT.
ON OFF TOGGLE	() () ()	Make the given pin a digital output and turn it on. Make the given pin a digital output and turn it off. Make the given pin a digital output and invert its

		state.
SET	(flag)	Make the given pin a digital output and set it on or
		off as determined by flag.
?OFF	(flag)	Return true if the pin is on.
?ON	(flag)	Return true if the pin is off.
PWM <name></name>	(16b1 16b2 n	Define a PWM output pin <name> using</name>
	addr)	configuration pattern 16b1, bit pattern 16b2, and
		channel n, at addr.
PWMOUT	()	Select PWMOUT methods for compilation.

PWM Input Pins

Word ISB2 ISB1 ISB0 FAULTB3 FAULTB2 FAULTB1 FAULTB0 ISA2 ISA1 ISA0 FAULTA3 FAULTA2 FAULTA1 FAULTA0	Stack Effect	Description Select the given pin for the following I/O operation.
ON?	(flag)	Return true if the given pin is on.
OFF?	(flag)	Return true if the given pin is off.
?ON	(flag)	Return true if the given pin is on. Same as ON?
?OFF	(flag)	Return true if the given pin is off. Same as OFF?
GETBIT	(8b)	Return the bit value of the given pin.
PWM <name></name>	(16b addr)	Define a PWM input pin <name> using bit mask 16b at addr.</name>
PWMIN	()	Select PWMIN methods for compilation.

Analog-to-Digital Converter

Word	Stack Effect	Description
ADC7 ADC6	()	Select the given pin for the following I/O operation.
ADC5 ADC4		
ADC3 ADC2		
ADC1 ADC0		
ANALOGIN	(+n)	Perform an A/D conversion on the selected pin, and return the result +n. The result is in the range 0- 7FF8. (The 12-bit A/D result is left-shifted 3 places.) 7FF8 corresponds to an input of Vref. 0 corresponds to an input of 0 volts.
ADC-INPUT <name></name>	(n addr)	Define an analog input pin <name> for channel n at addr.</name>
ADCS	()	Select ADCS methods for compilation.

SOFTWARE

IsoMax[™] is an interactive, real time control, computer language based on the concept of the State Machine.

WORD SYNTAX

STATE-MACHINE <name-of-machine>

ON-MACHINE <name-of-machine> APPEND-STATE <name-of-new-state>

... APPEND-STATE <name-of-new-state> WITH-VALUE <n> AT-ADDRESS <a> AS-TAG

IN-STATE <parent-state-name> CONDITION ...boolean computation... CAUSES <compound action> THEN-STATE <next-state-name> TO-HAPPEN

DEFINE <word-name> TEST-MASK <n> DATA-MASK <n> AT-ADDRESS <a> FOR-INPUT

DEFINE <word-name> SET-MASK <n> CLR-MASK <n> AT-ADDRESS <a> FOR-OUTPUT

DEFINE <word-name> PROC ...forth code... END-PROC

DEFINE <word-name> COUNTDOWN-TIMER <n> TIMER-INIT <timer-name>

EVERY <n> CYCLES SCHEDULE-RUNS ALL-TASKS

Under construction...

WITH-VALUE (-- 7100) stacks the tag 7100.
AT-ADDRESS (-- 7001) stacks the tag 7001. This will be topmost after ORDER.
AS-TAG (tag n tag n --) Requires tags 7100,7001. Requires the latest word to be a State word. If it is, removes DUMMYTAG, 0 and replaces them with Address, Value.

THIS-TIME (spfa --) previously TO-HAPPEN ? Requires CSP=HERE. Requires the given word to be a State word. Then: Removes last compiled cell. Compiles the CFA of the given State word. Compiles PTHIST.

NEXT-TIME (spfa --)

Requires CSP=HERE. Requires the given word to be a State word. Then: Removes last compiled cell. Compiles the CFA of the given State word. Compiles PNEXTT.

SET-STATE (spfa --)

Given the pfa of a State word on the stack. Requires the given word to be a State word. Then: Fetches the thread pointer and RAM pointer from the State word, and stores the thread pointer in the RAM pointer.

IS-STATE? (spfa --)

Given the pfa of a State word on the stack. Requires the given word to be a State word. Then: Fetches the thread pointer and RAM pointer from the State word. Returns true if the current state of the machine is this state.

IN-EE

TIMING CONTROL

EVERY(-- 6000)stacks the value 6000.CYCLES(-- 9000)stacks the value 9000.

SCHEDULE-RUNSnot defined in source fileALL-TASKSnot defined in source fileCOUNTDOWN-TIMERnot defined in source fileTIMER-INITnot defined in source file

INPUT/OUTPUT TRINARIES

DEFINE <word-name> (-- 1111) Creates a new word in the Forth dictionary (CREATE SMUDGE) and stacks the pair-tag 1111.

PROC not defined in source file END-PROC not defined in source file

 TEST-MASK (-- 7002)
 stacks the tag 7002.

 DATA-MASK
 (-- 7004)
 stacks the tag 7004.

FOR-INPUT (1111 tag n tag n tag n --)

If tags 7001, 7002, 7004 are stacked, compiles Address, Test-Mask (byte), and Data-Mask (byte), then changes the code field of the latest word to XCPAT. Requires pair-tag 1111.

XCPAT

Fetches the data byte from the stored Address, masks it with the Test-Mask, and xors it with the Data-Mask. If the result is zero (equal), stacks TRUE, else stacks FALSE.

AND-MASK (-- 7008) stacks the tag 7008.

XOR-MASK (-- 7010) stacks the tag 7010.

CLR-MASK	(7020)	stacks the tag 7020.
SET-MASK	(7040)	stacks the tag 7040.

FOR-OUTPUT

DUTPUT (1111 tag n tag n tag n --) If tags 7001, 7008, 7010 are stacked, compiles Address, And-Mask (byte), and Xor-Mask (byte), then changes the code field of the latest word to AXOUT. If tags 7001, 7020, 7040 are stacked, compiles Address, Clr-Mask (byte), and Set-Mask (byte), then changes the code field of the latest word to SROUT. Requires pair-tag 1111.

PERIPHERAL REGISTERS

Address Range (hex)	Base Address (hex)
1000-100F	SYS_BASE=1000
1010-10FF	Reserved
1100-111F	TmrA_BASE=1100
1120-113F	TmrB_BASE=1120
1140-115F	TmrC_BASE=1140
1160-117F	TmrD_BASE=1160
1180-11FF	CAN_BASE=1180
1200-121F	PWMA_BASE=1200
1220-123F	PWMB_BASE=1220
1240-124F	DEC0_BASE=1240
1250-125F	DEC1_BASE=1250
1260-127F	ITCN_BASE=1260
1280-12BF	ADCA_BASE=1280
12C0-12FF	ADCB_BASE=12C0
1300-130F	SCI0_BASE=1300
1310-131F	SCI1_BASE=1310
1320-132F	SPI_BASE=1320
1330-133F	COP_BASE=1330
1340-135F	PFIU_BASE=1340
1360-137F	DFIU_BASE=1360
1380-139F	BFIU_BASE=1380
13A0-13AF	CLKGEN_BASE=13A0
13B0-13BF	GPIOA_BASE=13B0
13C0-13CF	GPIOB_BASE=13C0
13D0-13DF	Reserved
13E0-13EF	GPIOD_BASE=13E0
13F0-13FF	GPIOE_BASE=13F0
1420-143F	PFIU2_BASE=1420

For more detail about each individual register, please see the DSP56F80x User's Manual link below,

http://www.freescale.com/files/dsp/doc/user_guide/DSP56F801-7UM.pdf

Iso Max^{TM} v0.6 Memory Map – DSP56807

DATA MEMORY

PROGRAM MEMORY

0000	Data RAM
0245	(Kernel)
0246	Data RAM
0FFF	(User)
1000 17FF	peripherals
1800 1FFF	reserved
2000 2FFF	Data Flash (SA VE- RAM)
3000	Data Flash
3FFF	(User)

0000 13FF	Program Flash (Core)
1400 3FFF	Program Flash (User)
4000 7DFF	Program Flash (Kernel)
8000 EFFF	Program Flash (User)
F000 F7DF	Program RAM (User)
F7E0 F7FF	Program RAM (Kernel*)

* Program RAM is used by the kernel only for the Flash programming routines. This space is otherwise available for the user.

HARVARD MEMORY MODEL

The ServoPod-USBTM Processor uses a "Harvard" memory model, which means that it has separate memories for Program and Data storage. Each of these memory spaces uses a 16-bit address, so there can be 64K 16-bit words of Program ("P") memory, and 64K 16-bit words of Data ("X") memory.

MEMORY OPERATORS

Most applications need to manipulate data, so the memory operators use Data space. These include

@ ! C@ C! +! HERE ALLOT , C,

Occasionally you will need to manipulate Program memory. This is accomplished through a separate set of memory operators having a "P" prefix:


P@ P! PC@ PC! PHERE PALLOT P, PC,

Note that on the ServoPod-USBTM, the smallest addressable unit of memory is one 16-bit word. This is the unpacked character size. This is also the "cell" size used for arithmetic and addressing. Therefore, @ and @ are equivalent, and ! and @! are equivalent.

WORD STRUCTURE


The executable "body" of a IsoMaxTM word is kept in Program space. This includes the Code Field of the word, and the threaded definition of high-level words or the machine code definition of CODE words.

The "header" of a IsoMax[™] word is kept in Data space. This includes the Name Field, the Link Field, and the PFA Pointer.




VARIABLES

Since the Program space is normally ROM, and variables must reside in RAM and in Data space, the "body" of a VARIABLE definition does not contain the data. Instead, it holds a pointer to a RAM location where the data is stored.



<BUILDS DOES>


"Defining words" created with <BUILDS and DOES> may have a variety of purposes. Sometimes they are used to build Data objects in RAM, and sometimes they are used to build objects in ROM (i.e., in Program space). In the <BUILDS code you can allocate either space by using the appropriate memory operators.



For maximum flexibility, DOES> will leave on the stack the address *in Program space* **of the user-allocated data.** If you need to allocate data in Data space, you must also store (in Program space) a pointer to that data. For example, here is how you might define VARIABLE using <BUILDS and DOES>.

:	VARIABLE	
	<builds< td=""><td>Defines a new Forth word, header and empty body;</td></builds<>	Defines a new Forth word, header and empty body;
	HERE P,	gets the address in Data space (HERE) and appends that to Program space;
	Ο,	appends a zero cell to Data space.
	DOES>	The "run-time" action will start with the Program address on the stack;
	P@	fetch the cell stored at that address (a pointer to Data) and return that.
;		


This constructs the following:



Words with constant data, on the other hand, can be allocated entirely in Program space. Here's how you might define CONSTANT:

```
    CONSTANT (n --)
    BUILDS Defines a new Forth word, header and empty body;
    P, appends the constant value (n) to Program space.
    DOES> The "run-time" action will start with the Program address on the stack;
    P@ fetch the cell stored at that address (the constant) and return that.
```

This constructs the following:



ServoPod-USB[™] Reset Sequence

The ServoPod-USB[™] employs a flexible initialization that gives you many options for starting and running application programs. Sophisticated applications can elect to run with or without IsoMax, and with the default or custom processor initialization. This requires some knowledge of the steps that the ServoPod-USB[™] takes upon a processor reset: **1. Perform basic CPU initialization.** This includes the PLL clock generator and the RS232 serial port.

2. Do the QUICK-START routine. If a QUICK-START vector is present in RAM, execute the corresponding routine. QUICK-START is designed to be used before any other startup code, normally just to provide some additional initialization. In particular, this is performed before RAM is re-initialized. This gives you the opportunity to save any RAM status, for example on the occurrence of a watchdog reset. Note that a power failure which clears the RAM will also clear the QUICK-START vector.

3. Stop IsoMax. This is in case of a "software reset" that would otherwise leave the timer running.

4. Check for "autostart bypass." Configure the SCLK/PE4 pin as an input with pullup resistor. If the SCLK/PE4 pin then reads a continuous "0" (ground level) for 1 millisecond, skip the autostart sequence and "coldstart" the Servopod. This will initialize RAM to factory defaults and start the IsoMax interpreter.

This is intended to recover from a situation where an autostart application locks up the Servopod. Simply jumper the SCLK/PE4 pin to ground, and reset the Servopod. This will reset the RAM and start the interpreter, but please note that it will *not* erase any Flash ROM. Flash ROM can be erased with the SCRUB command from the IsoMax interpreter.

This behavior should be kept in mind when designing hardware around the Servopod. If the Servopod is installed as an SPI master, or if the SCLK/PE4 pin is used as a programmed output, there will be no problem. If the Servopod is installed as an SPI slave, the presence of SPI clock pulses will not cause a coldstart, but a coldstart *will* happen if SCLK is held low in the "idle" state and a CPU reset occurs. For this reason, if the Servopod is an SPI slave, we recommend configuring the SPI devices with CPOL=1, so the "idle" state of SCLK is high. If the SCLK/PE4 pin is used as a programmed input, avoid applications where this pin might be held low when a CPU reset occurs.

If SCLK/PE4 is not grounded, proceed with the autostart sequence.

5. Check the contents of RAM and initialize as required.

a. If the RAM contents are valid¹, use them. This will normally be the case if the CPU is reset with no power cycle, e.g., reset by MaxTerm, a watchdog, or an external reset signal.

b. If the RAM contents are invalid, load the SAVE-RAM image from Data Flash ROM. If this RAM image is valid, use it. This gives you a convenient method to initialize your application RAM.

c. If the Flash ROM contents are invalid, then reinitialize RAM to factory defaults. Note that this will reset the dictionary pointer but will *not* erase any Flash ROM.

6. Look for a "boot first" routine. Search for an \$A44A pattern in Program Flash ROM. The search looks at 1K (\$400) boundaries, starting at Program address \$400 and proceeding to \$EC00. If found, execute the corresponding "boot first" routine. IsoMax is *not* running at this point.

a. If the "boot first" routine never exits, only it will be run.

b. If the "boot first" routine exits, or if no \$A44A pattern is found, continue the autostart sequence.

7. Start IsoMax with an "empty" list of state machines. After this, you can begin INSTALLing state machines. Any state machines INSTALLed before this point will be disabled.

8. Look for an "autostart" routine. Search for an \$A55A pattern in Program Flash ROM. The search looks at 1K (\$400) boundaries, starting at Program address \$400 and proceeding to \$EC00. If found, execute the corresponding "autostart" routine.

a. If the "autostart" routine never exits, only it will be run. (Of course, any IsoMax state machines INSTALLed by this routine will also run.)

b. If the "autostart" routine exits, or if no \$A55A pattern is found, start the IsoMax interpreter.

¹ RAM is considered "valid" if the program dictionary pointer is within the Program Flash ROM address space, the version number stored in RAM matches the kernel version number, and the SYSTEM-INITIALIZED variable contains the value \$1234.


In summary:

Use the QUICK-START vector if you need to examine uninitialized RAM, or for chip initialization which must occur immediately.

Use an \$A44A "boot first" vector for initialization which must *precede* IsoMax activation, but which needs initialized RAM.

Use an \$A55A "autostart" vector to install IsoMax state machines, and for your main application program.

To bypass the autostart sequence, jumper SCLK/PE4 to ground on J3.



Object Oriented Extensions

These words provide a fast and compact object-oriented capability to MaxForth. It defines Forth words as "methods" which are associated only with objects of a specific class.

Action of an Object

An object is very much like a <BUILDS DOES> defined word. It has a user-defined data structure which may involve both Program ROM and Data RAM. When it is executed, it makes the address of that structure available (though not on the stack...more on this in a moment).

What makes an object different is that there is a "hidden" list of Forth words which can only be used by that object (and by other objects of the same class). These are the "methods," and they are stored in a private wordlist. *Note that this is not the same as a Forth "vocabulary." Vocabularies are not used, and the programmer never has to worry about word lists.*

Each method will typically make several references to an object, and may call other methods for that object. If the object's address were kept on the stack, this would place a large burden of stack management on the programmer. To make object programming simpler *and* faster, the address of the current object is stored in a variable, OBJREF. The contents of this variable (the address of the current object) can always be obtained with the word SELF.

When *executed (interpreted)*, an object does the following:

- 1. Make the "hidden" word list of the object available for searching.
- 2. Store the object's address into OBJREF.

After this, the private methods of the object can be executed. (These will remain available until an object of a different class is executed.)

When *compiled*, an object does the following:

- 1. Make the "hidden" word list of the object available for searching.
- 2. Compile code into the current definition which will store the object's address into OBJREF.

After this, the private methods of the object can be compiled. (These will remain available until an object of a different class is compiled.) Note that both the object address and the method are resolved at compile time. This is "early binding" and results in code that is as fast as normal Forth code.

In either case, the syntax is identical: object method

For example:

REDLED TOGGLE

Defining a new class

BEGIN-CLASS name

Words defined here will only be visible to objects of this class. These will normally be the "methods" which act upon objects of this class.

PUBLIC

Words defined here will be visible at all times. These will normally be the "objects" which are used in the main program.

END-CLASS name

Defining an object

OBJECT name This defines a Forth word "name" which will be an object of the current class. The object will initially be "empty", that is, it will have no ROM or RAM allocated to it. The programmer can add data structure to the object using P, , PALLOT and ALLOT, in the same manner as for <BUILDS DOES> words. *Like <BUILDS DOES>, the action of an object is to leave its Program memory address.*


Referencing an object

SELF This will return the address of the object last executed. Note that this is an address in **Program** memory. If the object will use Data RAM, it is the responsibility of the programmer to store a pointer to that RAM space. See the example below.

Object Structure

An object may have associated data in both Program and Data spaces. This allows ROM parameters which specify the object (e.g., port numbers for an I/O object); and private variables ("instance variables") which are associated with the object. By default, objects return their Program (ROM) address. If there are RAM variables associated with the object, a pointer to those variables must be included in the ROM data.

Object data structure



Note that also OBJECT creates a pointer to Program space, it does not reserve *any* Program or Data memory. That is the responsibility of the programmer. This is done in the same manner as the <BUILDS clause of a <BUILDS DOES> definition, using P, or PALLOT to add cells to Program space and , or ALLOT to add cells to Data space. The programmer can use OBJECT to build a custom defining word for each class. See the example below.

Example using ROM and RAM

This is an example of an object which has both ROM data (a port address) and RAM data (a timebase value).

```
BEGIN-CLASS TIMERS
  : TIMER ( a -- ) OBJECT HERE 1 ALLOT P, P, ;
PUBLIC
  1100 TIMER TA0
  1108 TIMER TA1
END-CLASS TIMERS
```

The word TIMER expects a port address on the stack. It builds a new (empty) OBJECT. Then it reserves one cell of Data RAM (1 ALLOT) and stores the starting address of that RAM (HERE) into Program memory (P,). This builds the RAM pointer as shown above. Finally, it stores the I/O port address "a" into the second cell of Program memory (the second P,). *Each* object built with TIMER will have its own copy of this data structure.

After the object is executed, SELF will return the address of the Program data for that object. Because we've stored a RAM pointer as the first Program cell, the phrase SELF P@ will return the address of the RAM data for the object. *It is not required that the first Program cell be the RAM pointer, but this is strongly recommended as a programming convention for all objects using RAM storage.*

Likewise, SELF CELL+ P@ will return the I/O port address associated with this object (since that was stored in the second cell of Program memory by TIMER).

We can simplify programming by making these phrases into Forth words. We can also build them into other Forth words. All of this will normally go in the "private" class dictionary:

```
BEGIN-CLASS TIMERS
  : TIMER
            ( a -- ) OBJECT HERE 1 ALLOT P, P, ;
  : TMR_PERIOD ( -- a ) SELF P@ ;
                                     ( RAM variable for
this timer)
  : BASEADDR
               ( -- a ) SELF CELL+ P@ ; ( I/O addr for
this timer)
  : TMR SCR
               (-- a) BASEADDR 7 + ; (Control
register )
  : SET-PERIOD ( n -- )
                        TMR_PERIOD ! ;
  : ACTIVE-HIGH ( -- )
                        0202 TMR_SCR CLEAR-BITS ;
PUBLIC
                     ( Timer with I/O address 1100 )
  1100 TIMER TA0
                     ( Timer with I/O address 1108 )
  1108 TIMER TA1
END-CLASS TIMERS
```

After this, the phrase 100 TA0 SET-PERIOD will store the RAM variable for timer object TA0, and 200 TA1 SET-PERIOD will store the RAM variable for timer object TA1. TA0 ACTIVE-HIGH will clear bits in timer A0 (at port address 1107), and TA1 ACTIVE-HIGH will clear bits in timer A1 (at port address 110F).

In a WORDS listing, only TAO and TA1 will be visible. But after executing TAO or TA1, all of the words in the TIMERS class will be found in a dictionary search.

Because the "methods" are stored in private word lists, you can re-use method names in different classes. For example, it is possible to have an ON method for timers, a different ON method for GPIO pins, a third ON method for PWM pins, and so on. When the object is named, it will automatically select the correct set of methods to be used! Also, if a particular method has *not* been defined for a given object, you will get an error message if you attempt to use that method with that object. (One caution: if there is word in the Forth dictionary with the same name, and there is no method of that name, the Forth word will be found instead. An example of this is TOGGLE. If you have a TOGGLE method, that will be compiled. But if you use an object that doesn't have a TOGGLE method, Forth's TOGGLE will be compiled. *For this reason, methods should not use the same names as "ordinary" Forth words.*)

Because the "objects" are in the main Forth dictionary, they must all have unique names. For example, you can't have a Timer named A0 and a GPIO pin named A0. You must give them unique names like TA0 and PA0.

GPIO Bit I/O Class

These words support the GPIO I/O of the DSP56F80x. The following GPIO pins are defined as objects:

PA7	РАб	PA5	PA4	PA3	PA2	PA1	PA0
PB7	РВб	PB5	PB4	PB3	PB2	PB1	PB0
PD3	PD2	PD1	PD0				
REDLE	D YEI	LED	GRNLED				

For each pin, the following methods can be performed:

ON	Makes the pin an output, and outputs a '1' (high level).
OFF	Makes the pin an output, and outputs a '0' (low level).
TOGGLE	Makes the pin an output, and inverts its level.
n SET	Stores a T/F value to the pin, e.g., 1 PA0 SET. Any nonzero
value is "true.	"
GETBIT	Makes the pin an input, and returns pin value (as a bit mask).
ON?	Makes the pin an input, and returns true if pin is '1' (high level).
OFF?	Makes the pin an input, and returns true if pin is '0' (low level).
IS-INPUT	Makes pin an input (hi-Z).
IS-OUTPUT	Makes pin an output. Pin will output the last programmed level.

Examples of use:

```
PA0 OFF ( output a low level on PA0 )
0 PA0 SET ( also outputs a low level on PA0 )
REDLED ON ( output a high level, turn the red LED on )
PD3 ON? ( check if PD3 is a logic '1' )
```

GPIO Byte I/O Class

These words support the GPIO I/O of the DSP56F80x as bytes. The following GPIO ports are defined as objects:

PORTA PORTB

For each pin, the following methods can be performed:

IS-INPUT	Makes port an input (hi-Z).
IS-OUTPUT	Makes port an output. Pin will output the last programmed level.
PUTBYTE	Makes port an output, and outputs the given byte (8 bits).
GETBYTE	Makes port an input, and reads it as a byte (8 bits).

Examples of use:

55 PORTA PUTBYTE (output 55 to GPIO Port A)
PORTB GETBYTE . (read GPIO Port B and type its numeric
value)

Timer I/O Class

These words support the Counter/Timers of the DSP56F80x. The following timers are defined as objects:

TA0	TA1	TA2	TA3
TB0	TB1	TB2	TB3
TC0	TC1	TC2	TC3
TD0	TD1	TD2	

For each Counter/Timer, the following methods can be performed:

ON	Makes the counter/timer pin an output, and outputs a '1' (high level).		
OFF	Makes the counter/timer pin an output, and outputs a '0' (low level).		
TOGGLE	Makes the counter/timer pin an output, and inverts its level.		
n SET	Stores a T/F value to the pin, e.g., 1 TA0 SET. Any nonzero value is "true."		
GETBIT	T Makes the counter/timer pin an input, and returns pin value (as a bit mask).		
ON? M	Makes the counter/timer pin an input, and returns true if pin is '1' (high level).		
OFF? M	Makes the counter/timer pin an input, and returns true if pin is '0' (low level).		

The following methods can be used to generate PWM signals and to measure pulse width:

ACTIVE-HIG	H Makes the pin "active high" for PWM output or input. For
	output, PWM-OUT will control the <i>high</i> pulse width. For input, PWM-IN
,	will measure the width of the <i>high</i> pulse. The reset default is ACTIVE-
:	HIGH.

- ACTIVE-LOW Makes the pin "active low" for PWM output or input. For output, PWM-OUT will control the *low* pulse width. For input, PWM-IN will measure the width of the *low* pulse.
- n PWM-PERIOD Specifies the period (frequency) of the PWM output. Values from 100 to FFFF hex are valid. The counter frequency is 2.5 MHz; FFFF hex corresponds to a period of 26.214 msec (38 Hz). PWM-PERIOD must be specified before using PWM-OUT.
- n PWM-OUT Makes the counter/timer pin an output, and outputs a continuous PWM signal with the given duty cycle. Values from 0 to FFFF hex are valid. 0 is a duty cycle of 0% (always off); FFFF is a duty cycle of 100% (always on). 8000 hex gives a duty cycle of 50%. PWM-PERIOD must be specified before using PWM-OUT.
- PWM-INMakes the counter/timer pin an input, and measures the width of one pulse
on that input. Returns a value from 1 to FFFF hex. The counter rate is 2.5
MHz, thus each count is 0.4 usec, and a returned value of 10000 decimal
corresponds to 4 msec.

Examples of use:

TC0 ON (output a high level on the TC0 pin)
TA3 ON? (check if TA3 pin, HOME0, is a logic '1')
DECIMAL 50000 TC1 PWM-PERIOD (specify 20 msec period = 50
Hz)
TC1 ACTIVE-HIGH (specify active-high output
)
HEX 4000 TC1 PWM-OUT (output 25% high, 75% low)

PWM I/O Class

These words support the PWM generators of the DSP56F80x. The following PWM outputs are defined as objects:

PWMA0	PWMA1	PWMA2	PWMA3	PWMA4	PWMA5
PWMB0	PWMB1	PWMB2	PWMB3	PWMB4	PWMB5

For each PWM output, the following methods can be performed:

ON	Outputs a '1' (high level).
OFF	Outputs a '0' (low level).
TOGGLE	Inverts the output level.
n SET	Stores a T/F value to the pin, e.g., 1 PWMA0 SET. Any nonzero
value is "true.	"

The following methods can be used to generate PWM signals:

n	PWM-PERI	IOD Initializes the PWM output, and specifies its period (frequency).
		Values from 100 to 7FFF hex are valid. The effective counter frequency
		is 2.5 MHz; 7FFF hex corresponds to a period of 13.106 msec (76 Hz).
		PWM-PERIOD must be specified before using PWM-OUT. <i>Note:</i> setting
		the period for any "A" PWM will affect all six "A" PWMs. Setting the
		period for any "B" PWM will affect all six "B" PWMs.
n	PWM-OUT	Outputs a continuous PWM signal with the given duty cycle. Values from
		0 to FFFF hex are valid. 0 is a duty cycle of 0% (always off): FFFF is a

0 to FFFF hex are valid. 0 is a duty cycle of 0% (always off); FFFF is a duty cycle of 100% (always on). 8000 hex gives a duty cycle of 50%. PWM-PERIOD must be specified before using PWM-OUT.

The following PWM inputs are defined as objects:

FAULTAO ISA2	FAULTA1	FAULTA2	FAULTA3	ISA0	ISA1
=011=	FAULTB1	FAULTB2	FAULTB3	ISB0	ISB1

For each PWM input, the following methods can be performed:

GETBIT	Returns pin value (as a bit mask).
ON?	Returns true if pin is '1' (high level).
OFF?	Returns true if pin is '0' (low level).

Examples of use:

```
PWMB0 ON ( output a high level on the PWMB0 pin )
ISA1 ON? ( check if ISA1 pin is a logic '1' )
DECIMAL 25000 PWMA1 PWM-PERIOD ( specify 10 msec period
= 100 Hz )
HEX 4000 PWMA1 PWM-OUT ( output 25% high, 75% low )
```

SPI I/O Class

These words support the SPI port of the DSP56F80x. Only one SPI port is present; it is referenced as object

SPIO

The following methods can be performed for the SPI port:

MASTER	Specifies that the DSP56F80x will act as an SPI Master.
n BITS	Specifies the number of bits to be sent by TX-SPI and read by RX-SPI.
	Values from 2 to 16 are valid.
MSB-FIRST	Specifies that words should be sent and received MSB first.
LSB-FIRST	Specifies that words should be sent and received LSB first.
n MBAUD	Specifies the bit rate to be used for the SPI port. Four values can be
	specified: 20 (20 Mbits/sec), 5 (5 Mbits/sec), 2 (2.5 Mbits/sec), and 1
	(1.25 Mbits/sec). All other values will be ignored and will leave the baud
	rate unchanged.
n TX-SPI	Transmits one word on the SPI port. This will output 2 to 16 bits on the
	MOSI pin (Master mode) and generate 16 clocks on the SCLK pin. This
	will simultaneously input 2 to 16 bits on the MISO pin (Master mode).
RX-SPI	Receives one word from the SPI port. This word must already have been
	shifted into the receive shift register; if it has not, RX-SPI will wait for it
	to be shifted in. In Master mode, data will only be shifted in when a word
	is transmitted by TX-SPI. In this mode you should use RX-SPI
	immediately after TX-SPI to read the data that was received.

It is acceptable to specify all the SPI parameters after selecting the SPI port. Example of use:

SPIO MASTER 16 BITS MSB-FIRST 5 MBAUD SPIO TX-SPI SPIO RX-SPI

The default polarity for the SPI port is CPHA=0, CPOL=1. This means that the SCLK line will be high between words, and that the slave should clock data on the falling edge. (Refer to figure 13-4 in the Motorola DSP56F801-7 Users Manual.)

ADC I/O Class

These words support the A/D converter of the DSP56F80x. The following ADC inputs are defined as objects:

ADC0 ADC1 ADC2 ADC3 ADC4 ADC5 ADC6 ADC7

Only one method can be used with A/D inputs:

ANALOGIN Reads the A/D input and returns its value. The result is in the range 0-7FF8. (The 12-bit A/D result is left-shifted 3 places.) 7FF8 corresponds to an input of Vref. 0 corresponds to an input of 0 volts.

Example of use:

ADC7 ANALOGIN (read A/D channel 7, pin AN7)

LOOPINDEX Class

These words support the Looping structure of IsoMaxTM. The following are defined as objects:

LOOPINDEX LOOPINDEX name ...to define a loop variable.

The following methods can be performed for LOOP INDEX:

MASTER n BITS	Specifies that the DSP56F80x will act as an SPI Master. Specifies the number of bits to be sent by TX-SPI and read by RX-SPI. Values from 2 to 16 are valid.			
name n STAR name n END name n STEF name COUNT name RESET name VALUE	set ending value (default 1)			
Here's the	Here's the test code that I've used:			
\ TESTING C DECIMAL	CODE			
LOOPINDEXES	pects an object to be named, e.g. FRED CYCLE S RESET BEGIN VALUE . COUNT UNTIL ;			
LOOPINDEX F LOOPINDEX W				

Loop Indexes

A LOOPINDEX is an object that counts from a start value to an end value. Its name comes from the fact that it resembles the I index of a DO loop. However, LOOPINDEXes can be used anywhere, not just in DO loops. In particular, they can be used in IsoMax state machines to perform a counting function.

Defining a Loop Index

You define a LOOPINDEX just like you define a variable:

LOOPINDEX name

...where you choose the "name." For example,

LOOPINDEX CYCLE-COUNTER

Once you have defined a LOOPINDEX, you can specify a starting value, an ending value, and an optional step (increment) for the counter. For example, to specify that the counter is to go from 0 to 100 in steps of 2, you would type:

0 CYCLE-COUNTER START 100 CYCLE-COUNTER END 2 CYCLE-COUNTER STEP

You can specify these in any order. If you don't explicitly specify START, END, or STEP, the default values will be used. The default for a new counter is to count from 0 to 1 with a step of 1. So, if you want to define a counter that goes from 0 to 200 with a step of 1, all you have to change is the END value:

LOOPINDEX BLINK-COUNTER 200 BLINK-COUNTER END

If you use a negative STEP, the counter will count backwards. In this case the END value must be less than the START value!

You can change the START, END, and STEP values at any time, even when the counter is running.

Counting

The loopindex is incremented when you use the statement

name COUNT

For example,

CYCLE-COUNTER COUNT

COUNT will always return a truth value which indicates if the loopindex has *passed* its limit. If it has not, COUNT will return false (zero). If it has, COUNT will return true (nonzero), and it will also reset the loopindex value to the START value.

This truth value allows you to take some action when the limit is reached. This can be used in an IF. THEN statement: CYCLE-COUNTER COUNT IF GRNLED OFF THEN

It can also be used as an IsoMax condition:

CONDITION CYCLE-COUNTER COUNT CAUSES GRNLED OFF ...

In this latter example, the loopindex will be incremented every time this condition is tested, but the CAUSES clause will be performed only when the loopindex reaches its limit.

Note that the limit test depends on whether STEP is positive or negative. If positive, the loopindex "passes" its limit when the count value + STEP value is *greater than* the END value. If negative, the loopindex passes its limit when the count value + STEP value is *less than* the END value.

In both cases, signed integer comparisons are used. **Be careful** that your loopindex limits don't result in an infinite loop! If you specify an END value of HEX 7FFF, and a STEP of 1, the loopindex will *never* exceed its limit, because in two's complement arithmetic, adding 1 to 7FFF gives -8000 hex -- a negative number, which is clearly *less* than 7FFF.

Also, be careful that you always use or discard the truth value left by COUNT. If you just want to increment the loopindex, without checking if it has passed its limit, you should use the phrase

CYCLE-COUNTER COUNT DROP

Using the Loopindex Value

Sometimes you need to know the value of the index while it is counting. This can be obtained with the statement name VALUE

For example,

CYCLE-COUNTER VALUE

Sometimes you need to manually reset the count to its starting value, before it reaches the end of count. The statement name RESET

will reset the index to its START value. For example,

CYCLE-COUNTER RESET

Remember that you *don't* need to explicitly RESET the loopindex when it reaches the end of count. This is done for you automatically. The loopindex "wraps around" to the START value, when the END value is passed.

A "DO loop"Example

This illustrates how a loopindex can be used to replace a DO loop in a program. This also illustrates the use of VALUE to get the current value of the loopindex.

LOOPINDEX BLINK-COUNTER DECIMAL 20 BLINK-COUNTER END 2 BLINK-COUNTER STEP : TEST BEGIN BLINK-COUNTER VALUE . BLINK-COUNTER COUNT UNTIL ;

If you now type TEST, you will see the even numbers from 0 (the default START value) to 20 (the END value).² This is useful to show how the loopindex behaves with negative steps:

```
-2 BLINK-COUNTER STEP
40 BLINK-COUNTER START
BLINK-COUNTER RESET
TEST
```

This counts backwards by twos from 40 to 20. Note that, because we changed the START value of BLINK-COUNTER, we had to manually RESET it. Otherwise TEST would have started with the index value left by the previous TEST (zero), and it would have immediately terminated the loop (because it's less than the END value of 20).

An IsoMax Example

This example shows how a loopindex can be used within an IsoMax state machine, and also illustrates one technique to "slow down" the state transitions. Here we wish to blink the green LED at a rate 1/100 of the normal state processing speed. (Recall that IsoMax normally operates at 100 Hz; if we were to blink the LED at this rate, it would not be visible!)

LOOPINDEX CYCLE-COUNTER DECIMAL 100 CYCLE-COUNTER END 1 CYCLE-COUNTER START

MACHINE SLOW_GRN

ON-MACHINE SLOW_GRN APPEND-STATE SG_ON APPEND-STATE SG_OFF

IN-STATE SG_ON

 $^{^{2}}$ Forth programmers should note that the LOOPINDEX continues *up to and including* the END value, whereas a comparable DO loop continues only *up to* (but not including) its limit value.

CONDITION CYCLE-COUNTER COUNT CAUSES GRNLED OFF THEN-STATE SG_OFF TO-HAPPEN

IN-STATE SG_OFF CONDITION CYCLE-COUNTER COUNT CAUSES GRNLED ON THEN-STATE SG_ON TO-HAPPEN

SG_ON SET-STATE INSTALL SLOW_GRN

Here the loopindex CYCLE-COUNTER counts from 1 to 100 in steps of 1. It counts in *either* state, and only when the count reaches its limit do we change to the other state (and change the LED). That is, the end-of-count CAUSES the LED action and the change of state. Since the counter is automatically reset after the end-of-count, we don't need to explicitly reset it in the IsoMax code.

Summary of Loopindex Operations

LOOPINDEX name	Defines a "loop index" variable with the given name. For example, LOOPINDEX COUNTER1
START END STEP	These words set the start value, the end value, or the step value (increment) for the given loop index. All of these expect an integer argument and the name of a loopindex variable. Examples: 1 COUNTER1 START 100 COUNTER1 END 3 COUNTER1 STEP These can be specified in any order. If any of them is not specified, the default values will be used (START=0, END=1, STEP=1).
COUNT	This causes the given loop index to increment by the STEP value, and returns a true or false value: true (-1) if the end of count was reached, false (0) otherwise. For example: COUNTER1 COUNT End of count is determined after the loop index is incremented, as follows: If STEP is positive, "end of count" is when the index is greater than the END value. If STEP is negative, "end of count" is when the index is less than the END value. Signed integer comparisons are used. In either case, when the end of count is reached, the loop index is reset to its START value.
RESET	This word manually resets the given loop index to its START value. Example: COUNTER1 RESET
VALUE	This returns the current index value (counter value) of the given loop index. It will return a signed integer in the range -32768+32767. For example: COUNTER1 VALUEprints the loop index COUNTER1

IsoMax Performance Monitoring

The IsoMax system is designed to execute user-defined state machines at a regular interval. This interval can be adjusted by the user with the PERIOD command. But how quickly can the state machine be executed? IsoMax provides tools to measure this, and also to handle the occasions when the state machine takes "too long" to process.

An Example State Machine

For the purposes of illustration, we'll use a state machine that blinks the green LED:³ LOOPINDEX CYCLE-COUNTER DECIMAL 100 CYCLE-COUNTER END 1 CYCLE-COUNTER START

MACHINE SLOW_GRN

ON-MACHINE SLOW_GRN APPEND-STATE SG_ON APPEND-STATE SG_OFF

IN-STATE SG_ON CONDITION CYCLE-COUNTER COUNT CAUSES GRNLED OFF THEN-STATE SG_OFF TO-HAPPEN

IN-STATE SG_OFF CONDITION CYCLE-COUNTER COUNT CAUSES GRNLED ON THEN-STATE SG_ON TO-HAPPEN

SG_ON SET-STATE INSTALL SLOW_GRN

This machine will execute at the default rate of DECIMAL 50000 PERIOD, or 100 Hz (since the clock rate is 5 MHz).

IsoMax Processing Time

Every time IsoMax processes your state machines, it measures the total number number of clock cycles required. This is available to you in three variables:

- TCFAVG This is a moving average of the measured processing time.⁴ It is reported as a number of 5 MHz clock cycles.
- TCFMIN This is the minimum measured processing time (in 5 MHz cycles). Note that this is *not* automatically reset when you install new state machines. Therefore, after installing new state machines, store a large value in TCFMIN to remove the old (false) minimum.

³ This example uses LOOPINDEX and INSTALL, and therefore requires IsoMax v0.36 or later.

⁴ To be precise, TCFAVG is computed as the arithmetic mean of the latest measurement and the previous average, i.e., Tavg[n+1] = (Tmeasured + Tavg[n]) / 2.

TCFMAX This is the maximum measured processing time (in 5 MHz cycles). This is *not* automatically reset when you change state machines. Therefore, after changing state machines, store a zero in TCFMAX to remove the old (false) maximum.

To see this, enter the following commands while the SLOW_GRN state machine is running:

```
DECIMAL 50000 TCFMIN !
0 TCFMAX !
TCFAVG ?
TCFMIN ?
TCFMAX ?
```

You may see an AVG and MIN time of about 630 cycles, and a MAX time near 1175 cycles.⁵ With a 5 MHz clock, this corresponds to a processing time of about 126 usec (average) and 235 usec (maximum). The average is near the minimum because most of the time, the state machine is performing no action. Only once every 100 iterations does the CYCLE-COUNTER expire and force a change of LED state.

TCFAVG, TCFMIN, and TCFMAX return results in the same units used by PERIOD (counts of a 5 MHz clock). This means you can use TCFMAX to determine the safe lower bound of PERIOD. In this case, you could set PERIOD as low as 1175 decimal, and IsoMax would always have time to process the state machine.

Exceeding the Allotted Time

What if, in this example, PERIOD had been set to 1000 decimal? Most of the time, the state machine would be processed in less time, but once per second the LED transition would require more time than was allotted. IsoMax will handle this gracefully by "skipping" clock interrupts as long as the state machine is still processing. With PERIOD set to 1000, an interrupt occurs every 200 usec. When the LED transition occurs, one interrupt will be skipped, and so there will be 400 usec (2000 cycles) between iterations of the state machine.

If this happens only rarely, it may not be of concern. But if it happens frequently, you may have a problem with your state machine, or you may have set PERIOD too low. To let you know when this is happening, IsoMax maintains an "overflow" counter:

TCFOVFLO A variable, reset to zero when IsoMax is started, and incremented every time a clock interrupt occurs before IsoMax has completed state processing. (In other words, this tells you the number of "skipped" clock interrupts.)

You can see this in action by typing the following commands while the SLOW_GRN state machine is still running:

TCFOVFLO ? DECIMAL 1000 PERIOD TCFOVFLO ? TCFOVFLO ? 50000 PERIOD TCFOVFLO ? TCFOVFLO ?

Be sure to type these commands, and don't just upload them -- you need some time to elapse between commands so that you can see the overflow counter increase. After you change PERIOD back to 50000, the overflow counter will stop increasing.

⁵ These times were measured on an IsoPod running the v0.37 kernel. With no state machines INSTALLed, the same kernel shows a TCFAVG of 88 cycles (17.6 usec). This represents the overhead to respond to a timer interrupt, service it, and perform an empty INSTALL list.

Automatic Overflow Processing

If IsoMax overflows happen too frequently, you may wish your application to take some corrective action. You could write a program to monitor the value of TCFOVFLO. But IsoMax does this for you, and allows you to set an "alarm" value and an action to be performed:

TCFALARM A variable, set to zero when IsoMax is started. If set to a nonzero value, IsoMax will declare an "alarm" condition when the number of timer overflows (TCFOVFLO) reaches this value. If set to zero, timer overflows will be counted but otherwise ignored.

TCFALARMVECTOR A variable, set to zero when IsoMax is started. If set to a nonzero value, IsoMax will assume that this is the CFA of a Forth word to be executed when an "alarm" condition is declared. This Forth word should be stack-neutral, that is, it should consume no values from the stack, and should leave no values on the stack.

If set to zero, timer overflows will be counted but otherwise ignored.

Note that *both* of these values must be nonzero in order for alarm processing to take place. Be particularly careful that TCFALARMVECTOR is set to a valid address; if it is set to an invalid address it is likely to halt the ServoPod-USBTM. To continue with the previous example:

REDLED OFF

```
: TOO-FAST REDLED ON 50000 PERIOD ;
' TOO-FAST CFA TCFALARMVECTOR !
100 TCFALARM !
0 TCFOVFLO !
```

This defines a word TOO-FAST which is to be performed if too many overflows occur. TOO-FAST will turn on the red LED, and will also change the IsoMax period to a large (and presumably safe) value. The phrase ' TOO-FAST CFA returns the Forth CFA of the TOO-FAST word; this can be stored as the TCFALARMVECTOR. Finally, the alarm threshold is set to 100 overflows, and the overflow counter is reset.⁶

Now watch the LEDs after you type the command

1000 PERIOD

The slow blinking of the green LED will change to a rapid flicker for a few seconds. Then the red LED will come on and the green LED will return to a slow blink. This was caused by the word TOO-FAST being executed automatically when TCFOVFLO reached 100.

Counting IsoMax Iterations

It may be necessary for you to know how many times IsoMax has processed the state machine. IsoMax provides another variable to help you determine this:

TCFTICKS A variable, set to zero when IsoMax is started, and incremented on every IsoMax clock interrupt.

The frequency of the IsoMax clock interrupt is set by PERIOD; the default value is 100 Hz (50000 cycles of a 5 MHz clock). With this knowledge, you can use TCFTICKS for time measurement. With DECIMAL 50000 PERIOD, the variable TCFTICKS will be incremented 100 times per second.

Note that TCFTICKS is incremented *whether or not* an IsoMax overflow occurs. That is, it counts the number of IsoMax clock interrupts, *not* the number of times the state machine was processed. To compute the actual number of executions of the state machine, you must subtract the number of "skipped" clock interrupts, thus:

TCFTICKS @ TCFOVFLO @ -

⁶ The test is for equality (TCFOVFLO=TCFALARM), not "greater than," to ensure that the alarm condition only happens once. The previous exercise left a large value in TCFOVFLO; if this is not reset to zero, the alarm won't occur until TCFOVFLO reaches 65535, "wraps around" back to zero, and then counts to 100.

Using CPU Interrupts in the ServoPod-USB™

This applies to ServoPod-USB[™] kernel v0.38 and later.

Interrupt Vectors in Flash ROM

The DSP56F807 processor used in the ServoPod-USB[™] supports 64 interrupt vectors, in the first 128 locations of Flash ROM. Each vector is a two-word machine instruction, normally a JMP instruction to the corresponding interrupt routine. When an interrupt occurs, the CPU jumps directly to the appropriate address (\$00-\$7E) in the vector table. Since this vector table is part of the ServoPod-USB[™] kernel, it cannot be altered by the user. Also, some interrupts are required for the proper functioning of the ServoPod-USB[™], and these vectors must never be changed. So the ServoPod-USB[™] includes a "user" vector table at the high end of Flash ROM (addresses \$7D80-7DFE). This is exactly the same as the "kernel" vector table, except that certain "reserved for ServoPod-USB[™]" interrupts have been excluded. The user vector table can be programmed, erased, and reprogrammed freely by the user, as long as suitable precautions are taken.

Writing Interrupt Service Routines

Interrupt service routines must be written in DSP56F80x machine language, and must end with an RTI (Return from Interrupt) instruction. Some peripherals will have additional requirements; for example, many interrupt sources need to be explicitly cleared by the interrupt service routine. For more information about interrupt service routines, refer to the Motorola DSP56800 16-Bit Digital Signal Processor Family Manual (Chapter 7), and the Motorola DSP56F801/803/805/807 16-Bit Digital Signal Processor User's Manual.

You should be aware that the ServoPod-USBTM uses certain channels in the Interrupt Priority controller: The Lee May Timer (Timer D2) is assigned to Interrupt Priority Channel

The IsoMax Timer (Timer D3) is assigned to Interrupt Priority Channel 3. SCI#0 (RS-232) serial I/O is assigned to Interrupt Priority Channel 4.

The I/O Scheduling Timer⁷ is assigned to Interrupt Priority Channel 5.

These channels may be shared by other peripherals. However, it is important to remember that these channels are *enabled* by the IsoMax kernel after a reset, and must never be disabled. You should not use the corresponding bits in the Interrupt Priority Register as interrupt enable/disable bits.

Interrupt channels 0, 1, 2, and 6 are reserved for your use. The IsoMax kernel does not use them, and you may assign, enable, or disable them freely. Channel 0 has the lowest priority, and 6 the highest.⁸

The User Interrupt Vector Table

The user vector table is identical to the kernel (CPU) vector table, except that it starts at address \$7D80 instead of address \$0. Each interrupt vector is two words in this table, sufficient for a machine language jump instruction. For all interrupts which are not reserved by IsoMax, the kernel vector table simply jumps to the corresponding location in the user vector table. (Remember that this adds the overhead of one absolute jump instruction -- 6 machine clock cycles -- to the interrupt service.)

Note: ServoPod-USB[™] kernels version 0.37 and earlier do not support a user vector table. Note: This table is subject to change. Future versions of the ServoPod-USB[™] software may reserve more of these interrupts for internal use, as more I/O functions are added to the ServoPod-USB[™] kernel.

Interrupt	User	Kernel	Description
Number	Vector	Vector	
	Addres	Addre	
	S	SS	
0		\$00	reset - reserved for ServoPod-USB TM
1	\$7D82	\$02	COP Watchdog reset
2	\$7D84	\$04	reserved by Motorola

⁷ This will be a feature of future IsoMax kernels. Interrupt channel 5 is reserved for this use.

⁸ Use channel 6 only for critically-urgent interrupts, since it will take priority over channels 4 and 5, both of which require prompt service.

Interrupt	User	Kernel	Description
Number	Vector	Vector	I I I
	Addres	Addre	
	S	SS	
3		\$06	illegal instruction - reserved for ServoPod-USB TM
4	\$7D88	\$08	Software interrupt
5	\$7D8A	\$0A	hardware stack overflow
6	\$7D8C	\$0C	OnCE Trap
7	\$7D8E	\$0E	reserved by Motorola
8	\$7D90	\$10	external interrupt A
9	\$7D92	\$12	external interrupt B
10	\$7D94	\$14	reserved by Motorola
11	\$7D96	\$16	boot flash interface
12	\$7D98	\$18	program flash interface
13	\$7D9A	\$1A	data flash interface
14	\$7D9C	\$1C	MSCAN transmitter ready
15	\$7D9E	\$1E	MSCAN receiver full
16	\$7DA0	\$20	MSCAN error
17	\$7DA2	\$22	MSCAN wakeup
18	\$7DA4	\$24	reserved by Motorola
19	\$7DA6	\$26	GPIO E
20	\$7DA8	\$28	GPIO D
21	\$7DAA	\$2A	reserved by Motorola
22	\$7DAC	\$2C	GPIO B
23	\$7DAE	\$2E	GPIO A
24	\$7DB0	\$30	SPI transmitter empty
25	\$7DB2	\$32	SPI receiver full/error
26	\$7DB4	\$34	Quad decoder #1 home
27	\$7DB6	\$36	Quad decoder #1 index pulse
28	\$7DB8	\$38	Quad decoder #0 home
29	\$7DBA	\$3A	Quad decoder #0 index pulse
30	\$7DBC	\$3C	Timer D Channel 0
31	\$7DBE	\$3E	Timer D Channel 1
32	\$7DC0	\$40	Timer D Channel 2
33		\$42	Timer D Channel 3 - <i>reserved for ServoPod-USB</i> ™
34	\$7DC4	\$44	Timer C Channel 0
35	\$7DC6	\$46	Timer C Channel 1
36	\$7DC8	\$48	Timer C Channel 2
37	\$7DCA	\$4A	Timer C Channel 3
38	\$7DCC	\$4C	Timer B Channel 0
39	\$7DCE	\$4E	Timer B Channel 1
40	\$7DD0	\$50	Timer B Channel 2
41	\$7DD2	\$52	Timer B Channel 3
42	\$7DD4	\$54	Timer A Channel 0
43	\$7DD6	\$56	Timer A Channel 1

Interrupt	User	Kernel	Description
Number	Vector	Vector	-
	Addres	Addre	
	S	SS	
44	\$7DD8	\$58	Timer A Channel 2
45	\$7DDA	\$5A	Timer A Channel 3
46	\$7DDC	\$5C	SCI #1 Transmit complete
47	\$7DDE	\$5E	SCI #1 transmitter ready
48	\$7DE0	\$60	SCI #1 receiver error
49	\$7DE2	\$62	SCI #1 receiver full
50	\$7DE4	\$64	SCI #0 Transmit complete
51		\$66	SCI #0 transmitter ready - reserved for ServoPod-USB™
52	\$7DE8	\$68	SCI #0 receiver error
53		\$6A	SCI #0 receiver full - <i>reserved for ServoPod-USB</i> TM
54	\$7DEC	\$6C	reserved by Motorola
55	\$7DEE	\$6E	ADC A Conversion complete
56	\$7DF0	\$70	reserved by Motorola
57	\$7DF2	\$72	ADC A zero crossing/error
58	\$7DF4	\$74	Reload PWM B
59	\$7DF6	\$76	Reload PWM A
60	\$7DF8	\$78	PWM B Fault
61	\$7DFA	\$7A	PWM A Fault
62	\$7DFC	\$7C	PLL loss of lock
63	\$7DFE	\$7E	low voltage detector

Clearing the User Vector Table

Since the user vector table is at the high end of Flash ROM, it will be erased by the SCRUB command (which erases all of the user-programmable Flash ROM).

If you wish to erase only the user vector table, you should use the command

HEX 7D00 PFERASE

This will erase 256 words of Program Flash ROM, starting at address 7D00. In other words, this will erase locations 7D00-7DFF, which includes the user vector table. Because of the limitations of Flash ROM, you cannot erase a smaller segment -- you must erase 256 words. However, this is at the high end of Flash ROM and is unlikely to affect your application program, which is built upward from low memory.

When Flash ROM is erased, all locations read as \$FFFF. This is an illegal CPU instruction. So it is very important that you install an interrupt vector *before* you enable the corresponding interrupt! If you enable a peripheral interrupt when no vector has installed, you will cause an Illegal Instruction trap and the ServoPod-USBTM will reset.⁹

Installing an Interrupt Vector

Once the Flash ROM has been erased, you can write data to it with the PF! operator. Each location can be written only once, and must be erased before being written with a different value.¹⁰

For example, this will program the low-voltage-detect interrupt to jump to address zero. (This will restart the ServoPod-USBTM, since address zero is the reset address.)

⁹ This is why the "illegal instruction" interrupt is reserved for IsoMax. If it were vectored to the user table, and you did not install a vector for it, the attempt to service an illegal instruction would cause yet another illegal instruction, and the CPU would lock up.

¹⁰ Strictly speaking, you can write a Flash ROM location more than once, but you can only change "1" bits to "0." Once a bit has been written as "0", you need to erase the ROM page to return it to a "1" state.

HEX E984 7DFE PF! 0 7DFF PF!

E984 is the machine language opcode for an absolute jump; this is written into the first word of the vector. The destination address, 0, is written into the second word. Because these addresses are in Flash ROM, you must use the PF! operator. An ordinary ! operator will not work.

Precautions when using Interrupts

1. An unprogrammed interrupt vector will contain an FFFF instruction, which is an illegal instruction on the DSP56F80x. Don't enable an interrupt until *after* you have installed its interrupt vector.

2. Remember that most interrupts must be cleared at the source before your service routine Returns from Interrupt (with an RTI instruction). If you forget to clear the interrupt, you may end in an infinite loop.

3. Remember that SCRUB will erase all vectors in the user table. Be sure to disable *all* of the interrupts that you have enabled, before you use SCRUB.

4. You cannot erase a single vector in the user table. You must use HEX 7D00 PFERASE to erase the entire table. As with SCRUB, be sure to disable all of your interrupt sources first.

5. Do *not* use the global interrupt enable (bits I1 and I0 in the Status Register) to disable your peripheral interrupts. This will also shut off the interrupts that are used by IsoMax, and the ServoPod-USBTM will likely halt.

6. It is permissible to disable interrupts globally for extremely brief periods -- on the order of a few machine

instructions -- in order to perform operations that mustn't be interrupted. But this may affect critical timing within IsoMax, and is generally discouraged.

7. You can perform the action of an ServoPod-USBTM reset by jumping to absolute address zero. But note that, unlike a true hardware reset, this will *not* disable any interrupt sources that you may have enabled.

Application Note: Interrupt Handlers in High-Level Code

Interrupt handlers must be written in machine code. However, you can write a machine code "wrapper" that will call a high-level IsoMax word to service an interrupt. This application note describes how. You may find it useful to refer to the application notes *Machine Code Programming* and *Using CPU Interrupts in the ServoPod-USB*TM.

How it Works

The machine code routine below works by saving all the registers used by IsoMax, and then calling the ATO4 routine to run a high-level IsoMax word. The high-level word returns to the machine code, which restores registers and returns from the interrupt.

HEX 0041 CONSTANT WP

CODE CU		7				
DEOB P,	B INT-SERVIC	LEA	(SP) +			
DOOB P,	\ \		X0,X:(SP)+			
D10B P,	\ \		Y0,X:(SP)+			
D10B P,	\ \		Y1,X:(SP)+			
D08B P,	\		A0,X:(SP)+			
D60B P,	\ \		A1,X:(SP)+			
D28B P,	\`		A2,X:(SP)+			
D18B P,	\`		B0,X:(SP)+			
D70B P,			B1,X:(SP)+			
D38B P,	Ň		B2,X:(SP)+			
D80B P,	Ň		R0,X:(SP)+			
D90B P,	Ň		R1,X:(SP)+			
DAOB P,	Ň		R2,X:(SP)+			
DBOB P,	Ň	MOVE	R3,X:(SP)+			
DDOB P,	Ň	MOVE	N,X:(SP)+			
DE8B P,	\	MOVE	LC,X:(SP)+			
DF8B P,	\	MOVE	LA,X:(SP)+			
F854 P,	OBJREF P, \setminus		X:OBJREF,R0			
FA54 P,	WPP, \	MOVE	X:WP,R2			
D80B P,			R0,X:(SP)+			
DA1F P,			R2,X:(SP)			increment on last push!
	XXXX P, \		#\$XXXX,R0			the CFA of the word to execute
	ATO4 P, \setminus	JSR	ATO4			Forth word
FA1B P,	/		X:(SP)-,R2			the saved wp
F81B P,	/		X:(SP)-,R0	;	restore	the saved objref
FF9B P,			X:(SP)-,LA			
DA54 P,			R2,X:FWP			
	OBJREF P, \		R0,X:OBJREF			
FE9B P,			X:(SP)-,LC			
FD1B P,			X:(SP)-,N			
FB1B P,	/		X: (SP) -, R3			
FA1B P, F91B P,			X:(SP)-,R2 X:(SP)-,R1			
F916 P, F81B P,	\ \		X:(SP)-,RI X:(SP)-,R0			
F39B P,	\ \		X:(SP)-,R0 X:(SP)-,B2			
F71B P,	\ \		X:(SP)-,B2 X:(SP)-,B1			
F19B P,			X:(SP)-,B0			
F29B P,			X:(SP)-,A2			
F61B P,	\`		X:(SP)-,A1			
F09B P,	```````````````````````````````````````		X: (SP) -, A0			
F31B P,			X: (SP) -, Y1			
F11B P,	\`		X: (SP) -, YO			
F01B P,	Ň		X:(SP)-,X0			
EDD9 P,	Ň	RTI	·····			
END-COD	E					

The only registers that are saved automatically by the processor are PC and SR. *All* other registers that will be used must be saved manually. To allow a high-level routine to execute, we must save R0-R3, X0, Y0, Y1, A, B, N, LC, and LA. Two registers that need not be saved are M01 and OMR, because these registers are never used or changed by IsoMax. We must also save the two variables WP and OBJREF, which are used by the IsoMax interpreter and object processor.

Since the DSP56F80x processor does not have a "pre-increment" address mode, the first push must be *preceded* by a stack pointer increment, LEA (SP)+, and the last push must *not* increment SP.

The instruction ordering may seem peculiar; this is because a MOVE to an address reigster (Rn) has a one-instruction delay. So we always interleave another unrelated instruction after a MOVE x, Rn. Note also the use of the symbols ATO4 and OBJREF to obtain addresses. The variable WP is located at hex address 0041 in current IsoMax kernels, and this is defined as a constant for readability.

The value shown as "xxxx" in the listing above is where you must put the Code Field Address (CFA) of the desired high-level word. You can obtain this address with the phrase

' word-name CFA

Use of Stacks

The interrupt routine will use the same Data and Return stacks as the IsoMax command interpreter, that is, the "main" program.¹¹ Normally this is not a problem, because pushing new data onto a stack does not affect the data which is already there. However, you must take care that your interrupt handler leaves the stacks as it found them – that is, does not leave any extra items on the stack, or consume any items that were already there. A stack imbalance in an interrupt handler is a very quick way to crash the ServoPod-USBTM.

Use of Variables

Some high-level words use temporary variables and buffers which are not saved when an interrupt occus. One example is the numeric output functions (. D. F. and the like). You should not use these words within your interrupt routine, since this will corrupt the variables that might be used by the main program.

Re-Entrancy

To avoid re-entrancy problems, it is best to *not* re-enable interrupts within your high-level interrupt routine. Interrupts will be re-enabled automatically by the RTI instruction, when your routine has finished its processing. You must of course be sure to clear the interrupt source in your high-level service routine. If you fail to do so, when the RTI instruction is executed, a new interrupt will instantly occur, and your program will be stuck in an infinite loop of interrupts.

Example: Millisecond Timer

This example uses Timer D2 to increment a variable at a rate of once per millisecond. After loading the entire example, you can use START-TMRD2 to initialize the timer, set up the interrupt controller for that timer, and enable the interrupt. From that point on, the variable TICKS will be incremented on every interrupt. You can fetch the TICKS variable in your main program (or from the command interpreter).

The high-level interrupt service routine is INT-SERVICE. It does only two things. First it clears the interrupt source, by clearing the TCF bit in the Timer D2 Status and Control Register. Then it increments the variable TICKS. As a rule, interrupt service routines should be as short and simple as possible. Remember, no other processing takes place while the interrupt is being serviced.

You can stop the timer interrupt with STOP-TMRD2.

```
\ Count for 1 msec at 5 MHz timer clock
DECIMAL 5000 CONSTANT TMRD2_COUNT EEWORD
HEX
1000 CONSTANT IOBASE EEWORD
\ Timer D2 registers
IOBASE 0170 + CONSTANT TMRD2_CMP1 EEWORD
IOBASE 0173 + CONSTANT TMRD2_LOAD EEWORD
IOBASE 0176 + CONSTANT TMRD2_CTRL EEWORD
IOBASE 0177 + CONSTANT TMRD2_CTRL EEWORD
IOBASE 0177 + CONSTANT TMRD2_SCR EEWORD
\ GPIO interrupt control register
FFFB CONSTANT GPIO_IPR EEWORD
2000 CONSTANT GPIO_IPL_2 EEWORD \ bit which enables
Channel 2 IPL
```

¹¹The IsoMax state machine uses an independent set of stacks.

```
\ Interrupt vector & control.
\ Timer D channel 2 is vector 36, IRQ table address $48
0040 7D80 + CONSTANT TMRD2_VECTOR EEWORD
\ Timer D channel 2 is controlled by Group Priority
Register GPR8, bits 2:0
\ Timer will use interrupt priority channel 2
IOBASE 0268 + CONSTANT TMRD2_GPR EEWORD
0007 CONSTANT TMRD2_PLR_MASK EEWORD
0003 CONSTANT TMRD2_PLR_PRIORITY EEWORD \ pri'ty channel 2
in bits 2:0
\ Initialize Timer D2
: START-TMRD2
    \ Set compare 1 register to desired # of cycles
    TMRD2_COUNT TMRD2_CMP1 !
    \ Set reload register to zero
    0 TMRD2 LOAD !
    \ Timer control register
    \setminus 001 = normal count mode
          1 011 = IPbus clock / 8 = 5 MHz timer clock
    \backslash
                0 = secondary count source n/a
    \backslash
    \backslash
                   0 = count repeatedly
    \setminus
                    1 = count until compare, then reinit
    \backslash
                     0 = \text{count up}
    \backslash
                       0 = no co-channel init
                        000 = OFLAG n/a
    \backslash
    \setminus 0011 0110 0010 0000 = $3620
    3620 TMRD2_CTRL !
    \ Timer status & control register
    \ Clear TCF flag, set interrupt enable flag
    8000 TMRD2 SCR CLEAR-BITS
    4000 TMRD2 SCR SET-BITS
    \ Interrupt Controller
    \setminus set the interrupt channel = 3 for Timer D3
    TMRD2_PLR_MASK
                        TMRD2_GPR CLEAR-BITS
    TMRD2_PLR_PRIORITY TMRD2_GPR SET-BITS
    \ enable that interrupt channel in processor status
register
    GPIO_IPL_2 GPIO_IPR SET-BITS
; EEWORD
\ Stop Timer D2
: STOP-TMRD2
    \ Timer control register
    \ 000x xxxx xxxx xxxx = no count
    E000 TMRD2 CTRL CLEAR-BITS
    \ Timer status & control register
```

```
\ Clear TCF flag, clear interrupt enable flag
    C000 TMRD2_SCR CLEAR-BITS
; EEWORD
VARIABLE TICKS EEWORD
\ High level word to handle the timer D2 interrupt
: TMRD2-IRPT
    \ clear the TCF flag to clear the interrupt
    8000 TMRD2_SCR CLEAR-BITS
    \ increment the ticks counter
    1 TICKS +!
; EEWORD
```

HEX 0041 CONSTANT WP EEWORD

```
CODE-SUB INT-SERVICE
DEOB P, \ LEA (SP)+
D00B P,
                       \setminus MOVE X0,X:(SP)+
D10B P,
                       \ MOVE Y0,X:(SP)+
D30B P,
                      \setminus MOVE Y1,X:(SP)+
                     MOVE 11, X: (SP)+

MOVE A0, X: (SP)+

MOVE A1, X: (SP)+

MOVE A2, X: (SP)+

MOVE B0, X: (SP)+
D08B P,
D60B P,
D28B P,
D18B P,
                     \ MOVE B1,X:(SP)+
D70B P,
                     \setminus MOVE B2,X:(SP)+
D38B P,
                     ∖ MOVE R0,X:(SP)+
D80B P,
                     \ MOVE R1,X:(SP)+
\ MOVE R2,X:(SP)+
D90B P,
DAOB P,
                      \ MOVE R3,X:(SP)+
DBOB P,
                      \setminus MOVE N,X:(SP)+
DDOB P,
                      \ MOVE LC,X:(SP)+
DE8B P,
DF8B P,
                       \ MOVE LA,X:(SP)+
F854 P, OBJREF P, \ MOVE X:OBJREF,R0
FA54 P, WP P, \ MOVE X:WP,R2
D80B P,
                        \land MOVE R0,X:(SP)+
                        \ MOVE R2,X:(SP); Note no increment on
DA1F P,
                        \backslash
                                             last push!
87D0 P, ' TMRD2-IRPT CFA P,
                                      \ MOVE #$XXXX,R0 ; CFA of
LLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLLL<thL</th>LLLLLL
                                      \backslash
                                                the word to execute
FA1B P, \setminus MOVE X:(SP)-,R2 ; restore the saved wp
F81B P,
                 \ MOVE X:(SP)-,R0 ; restore the saved objref

      FF9B P,
      MOVE X:(SP)-,LA

      DA54 P, WP P,
      MOVE R2,X:WP

D854 P, OBJREF P, \ MOVE R0,X:OBJREF
FE9B P, \ MOVE X:(SP)-,LC
                       \ MOVE X:(SP)-,N
FD1B P,
                      \ MOVE X:(SP)-,R3
FB1B P,
                     MOVE X:(SP)-,R2
MOVE X:(SP)-,R1
MOVE X:(SP)-,R1
MOVE X:(SP)-,R0
MOVE X:(SP)-,B2
MOVE X:(SP)-,B1
MOVE X:(SP)-,B1
FA1B P,
F91B P,
F81B P,
F39B P,
F71B P,
                   \ MOVE X:(SP)-,B0
F19B P,
```

F29B P, \setminus MOVE X:(SP)-,A2					
F61B P, \setminus MOVE X:(SP)-,A1					
F09B P, \setminus MOVE X:(SP)-,A0					
F31B P, \ MOVE X:(SP)-,Y1					
F11B P, \ MOVE X:(SP)-,Y0					
F01B P, \ MOVE X:(SP)-,X0					
EDD9 P, \ RTI					
END-CODE EEWORD					
ackslash Install the interrupt vector in Program Flash ROM					
E984 TMRD2_VECTOR PF! \ JMP instruction					
' INT-SERVICE CFA 2+ TMRD2_VECTOR 1+ PF! \setminus target address					

To install this interrupt you must have an IsoMax kernel version 0.5 or greater. This has a table of two-cell interrupt vectors starting at \$7D80. The first cell (at \$7D80+\$40 for Timer D2) must be a machine-code jump instruction, \$E984; the second cell is the address of the interrupt service routine. This address is obtained with the phrase 'INT-SERVICE CFA 2+ because the first two locations of a CODE-SUB or CODE-INT are "overhead." The interrupt vector is not installed with EEWORD; instead, it is programmed directly into Program Flash ROM with the PF! operator. Observe also the use of 'TMRD2-IRPT CFA to obtain the address "xxxx" of the high-level interrupt service routine. This example is shown running out of Program ROM; that is, the words have been committed to Flash ROM with EEWORD. In an application you want your interrupt handler to reside in ROM so that it survives a reset or a memory crash. (Leaving an interrupt vector pointing to RAM, and then power-cycling the board, can cause the board to lock up.)

Application Note: Starting IsoMax State Machines

When the ServoPod-USBTM is reset, it disables all running state machines. You must explicitly start your state machines as part of your application -- usually, in your autostart code. There are two ways to do this: with INSTALL, or with SCHEDULE-RUNS.

Using INSTALL to start a State Machine

From IsoMax version 0.36 onward, the preferred method of starting state machines is with INSTALL. After you have defined a state machine, you can start it by typing

state-name SET-STATE INSTALL machine-name

Note that you must use SET-STATE to specify the starting state of the machine **first.** This is because INSTALL will start the machine immediately. To start more machines, simply INSTALL them one at a time:

state-name-2 SET-STATE INSTALL machine-name-2 state-name-3 SET-STATE INSTALL machine-name-3 etc.

Normally,¹² the state machine will start running immediately at the default rate of 100 Hz. SET-STATE and INSTALL can be used even while other state machines are running, that is, INSTALL will *add* a state machine to an already-running list of state machines.

At present, up to 16 state machines can be INSTALLed. Attempting to INSTALL more than 16 machines will result in the message "Too many machines." To install more machines, you can use UNINSTALL or define a MACHINE-CHAIN (both described below).

SET-STATE and INSTALL can be used interactively from the command interpreter, or as part of a word definition.

Removing a State Machine

INSTALL builds a list of state machines which are run by IsoMax. UNINSTALL will remove the last-added machine from this list. You can use UNINSTALL repeatedly to remove more machines from the list, in a last-in first-out order. For example:

INSTALL machine-name-1 INSTALL machine-name-2 INSTALL machine-name-3	(SET-STATE commands have been omitted for clarity)
UNINSTALL	removes machine-name-3
UNINSTALL	removes machine-name-2
UNINSTALL	removes machine-name-1
UNINSTALL	removes nothing

If there are no state machines running, UNINSTALL will simply print the message "No machines." To remove *all* the INSTALLed state machines with a single command, use NO-MACHINES.

Changing the IsoMax Speed

When the ServoPod-USBTM is reset, IsoMax returns to its default rate of 100 Hz -- that is, all the state machines are performed once every 10 milliseconds. You can change this rate with PERIOD. The command n PERIOD

will set the IsoMax period to "n" cycles of a 5 MHz clock. Thus,

DECIMAL 5000 PERIOD ...will execute state machines once per millisecond

¹² The commands COLD, SCRUB, and STOP-TIMER will halt IsoMax. The command SCHEDULE-RUNS will override the INSTALLed state machines and dedicate IsoMax to running a particular machine chain.

DECIMAL 1000 PERIOD ...will execute state machines every 200 microseconds ...and so on. You can specify a period from 10 to 65535.¹³ (Be sure to specify the DECIMAL base when entering large numbers, or you may get the wrong value.) The default period is 50000.

Stopping and Restarting IsoMax

Certain commands will halt IsoMax processing: the COLD command the SCRUB command

This is necessary because either COLD or SCRUB can remove state machines from the ServoPod-USB[™] memory.¹⁴ You can also halt IsoMax manually with the command STOP-TIMER.

In all these cases, the timer that runs IsoMax is halted. So, even if you INSTALL new state machines, they won't run. To restart IsoMax you should use the command ISOMAX-START. This command will

a) Remove all installed state machines, and

b) Start IsoMax at the default rate of 100 Hz.

Since ISOMAX-START removes all installed state machines, you must use it *before* you use INSTALL. For example: STOP-TIMER

```
...
ISOMAX-START
state-name-1 SET-STATE
INSTALL machine-name-1
state-name-2 SET-STATE
INSTALL machine-name-2
state-name-3 SET-STATE
INSTALL machine-name-3
```

Resetting the ServoPod-USB[™] does the same as ISOMAX-START: it will remove all installed state machines, and reset the timer to the default rate of 100 Hz.

Running More Than 16 Machines

INSTALL can install both state machines and *machine chains*. A "machine chain" is a group of state machines that is executed together. Machine chains, like state machines, are compiled as part of the program:

```
MACHINE-CHAIN chain-name
machine-name-1
machine-name-2
machine-name-3
END-MACHINE-CHAIN
```

This example defines a chain with the given name, and includes the three specified state machines (which must already have been defined). A machine chain can include any number of state machines.

You must still set the starting state for each of the state machines in a machine chain, before you install the chain. So, you could start this example chain with:

state-name-1 SET-STAT	a state in machine-name-1
state-name-2 SET-STAT	a state in machine-name-2
state-name-3 SET-STAT	a state in machine-name-3
INSTALL chain-name	

You can of course UNINSTALL a machine chain, which will stop all of its state machines.

¹³ Note, however, that very few state machines will be able to run in 2 microseconds (corresponding to 10 PERIOD). If you specify too small a PERIOD, no harm will be done, but IsoMax will "skip" periods as needed to process the state machines.

¹⁴ The command FORGET can also remove state machines from memory. Be very careful when using FORGET that you don't remove an active state machine; or use STOP-TIMER to halt IsoMax first.

Using SCHEDULE-RUNS

Prior to IsoMax version 0.36, the preferred method of starting state machines was with SCHEDULE-RUNS.¹⁵ SCHEDULE-RUNS worked only with machine chains, and required you to specify the IsoMax period when you started the machines:

EVERY n CYCLES SCHEDULE-RUNS chain-name

SCHEDULE-RUNS is still available in IsoMax, to allow older IsoMax programs to be compiled. **However**, you should be aware that using SCHEDULE-RUNS will *disable* any machines started with INSTALL. SCHEDULE-RUNS *replaces* any previously running state machines -- including any previous use of SCHEDULE-RUNS -- and there is no "uninstall" function for it. After using SCHEDULE-RUNS, the only ways to "reactivate" the INSTALL function are

a) use the ISOMAX-START command, or

b) reset the ServoPod-USBTM

ISOMAX-START will disable any machine chain started by SCHEDULE-RUNS, and will re-initialize IsoMax. You can then INSTALL state machines as described above.

You can use the PERIOD command to change the speed of a machine chain started with SCHEDULE-RUNS.

¹⁵ Some versions of IsoMax prior to version 0.36 have a different implementation of INSTALL. That implementation does not work as described here, so for those versions of IsoMax we recommend you use SCHEDULE-RUNS.

Autostarting State Machines

When the ServoPod-USB[™] is reset, all state machines are halted. (Strictly speaking, the IsoMax timer is running, but the list of installed state machines is empty.) To automatically start your state machines after a reset, you must write an autostart routine, which uses SET-STATE and INSTALL to start your machines. For example:

```
: MAIN
```

```
state-name-1 SET-STATE
INSTALL machine-name-1
state-name-2 SET-STATE
INSTALL machine-name-2
state-name-3 SET-STATE
INSTALL machine-name-3
... more startup code ...
... application code ...
; EEWORD
```

AUTOSTART MAIN SAVE-RAM

In this example, the word MAIN is executed when the ServoPod-USBTM is reset. The first thing it does is to install three state machines. Note that these machines will begin running immediately. If you need to do some initialization before starting these machines, that code should appear before the first INSTALL command. Refer to "Autostarting an IsoMax Application" for details about using SAVE-RAM and AUTOSTART.

Application Note: Autostarting an IsoMax Application

The Autostart Search (V0.3 to V0.62)

When the ServoPod-USB[™] is reset, it searches the Program Flash ROM for an **autostart pattern**. This is a special pattern in memory which identifies an autostart routine. It consists of the value \$A55A, followed by the address of the routine to be executed.

xx00: \$A55A

xx01: address of routine

It must reside on an address within Program ROM which is a multiple of \$400, i.e., \$0400, \$0800, \$0C00, ... \$7400, \$7800, \$7700.

The search proceeds from \$0400 to \$7C00, and terminates when the *first* autostart pattern is found. This routine is then executed. If the routine exits, the IsoMax interpreter will then be started.

Writing an Application to be Autostarted

Any defined word can be installed as an autostart routine. For embedded applications, this routine will probably be an endless loop that never returns.

Here's a simple routine that reads characters from terminal input, and outputs their hex equivalent:

: MAIN HEX BEGIN KEY . AGAIN ; EEWORD

Note the use of EEWORD to put this routine into Flash ROM. An autostart routine must reside in Flash ROM, because when the ServoPod-USBTM is powered off, the contents of RAM will be lost. If you install a routine in Program RAM as the autostart routine, the ServoPod-USBTM will crash when you power it on. (To recover from such a crash, see "Bypassing the Autostart" below.)

Because this definition of MAIN uses a BEGIN...AGAIN loop, it will run forever. You can define this word from the keyboard and then type MAIN to try it out (but you'll have to reset the ServoPod-USBTM to get back to the command interpreter). This is how you would write an application that is to run forever when the ServoPod-USBTM is reset. You can also write an autostart routine that exits after performing some action. One common example is a routine that starts some IsoMax state machines. For this discussion, we'll use a version of MAIN that returns when an escape character is input:

HEX

: MAIN2 HEX BEGIN KEY DUP . 1B = UNTIL ; EEWORD

In this example the loop will run continuously until the ESC character is received, then it exits normally. If this is installed as the autostart routine, when it exits, the ServoPod-USBTM will proceed to start the IsoMax command interpreter.

Installing an Autostart Application

One the autostart routine is written, it can be installed into Flash ROM with the command

address AUTOSTART routine-name

This will build the autostart pattern in ROM. The *address* is the location in Flash ROM to use for the pattern, and must be a multiple of \$400. Often the address \$7C00 is used on IsoMax V0.5 or prior, and \$3C00 is used on IsoMax V0.6. This leaves the largest amount of Flash ROM for the application program, and leaves the option of later programming a new autostart pattern at a lower address. (Remember, the autostart search starts low and works up until the *first* pattern found, so an autostart at \$7800 will override an autostart at \$7C00.) So, for example, you could use

```
HEX 7C00 AUTOSTART MAIN2 (v0.3 to v0.62)
```

AUTOSTART MAIN2 (V0.63 and latest)

to cause the word MAIN2 to be autostarted. (Note the use of the word HEX to input a hex number.)

Try this now, and then reset the ServoPod-USB[™]. You'll see that no "IsoMax" prompt is displayed. If you start typing characters at the terminal, you'll see the hex equivalents displayed. This will continue forever until you hit the ESC key, at which point the "IsoMax" prompt is displayed and the ServoPod-USB[™] will accept commands.

Saving the RAM data for Autostart

Power the ServoPod-USBTM off, and back on, and observe that the autostart routine still works. Then press the ESC key to exit to the IsoMax command interpreter. Now try typing MAIN2. IsoMax doesn't recognize the word, even though you programmed it into Flash ROM! If you type WORDS you won't see MAIN2 in the listing. Why?

The reason is that some information about the words you have defined is kept in RAM¹⁶. If you just reset the board from MaxTerm, the RAM contents will be preserved. But if you power the board off and back on, the RAM contents will be lost, and IsoMax will reset RAM to known defaults. If you type WORDS after a power cycle, all you will see are the standard IsoMax words: all of your user-defined words are lost.

To prevent this from happening, you must save the RAM data to be restored on reset. This is done with the word SAVE-RAM:

SAVE-RAM

This can be done either just before, or just after, you use AUTOSTART. SAVE-RAM takes a "snapshot" of the RAM contents, and stores it in Data Flash ROM. Then, the next time you power-cycle the board, those preserved contents will be reloaded into RAM. This includes *both* the IsoMax system variables, and any variables or data structures you have defined.

Note: a simple reset will not reload the RAM. When the ServoPod-USBTM is reset, it first checks to see if it has lost its RAM data. Only if the RAM has been corrupted -- as it is by a power loss -- will the ServoPod-USBTM attempt to load the SAVE-RAM snapshot. (And only if there is no SAVE-RAM snapshot will it restore the factory defaults.) If you use MaxTerm to reset the ServoPod-USBTM, the RAM contents will be preserved.

Removing an Autostart Application

Don't try to reprogram MAIN2 just yet. Even though the RAM has been reset to factory defaults, MAIN2 is still programmed into Flash ROM, and IsoMax doesn't know about it. In fact, if you try to redefine MAIN2 at this point, you might crash the ServoPod-USBTM, as it attempts to re-use Flash ROM which hasn't been erased. (To recover from this, see "Bypassing the Autostart," below.)

To completely remove all traces of your previous work, use the word SCRUB: SCRUB


This will erase all of your definitions from Program Flash ROM -- including any AUTOSTART patterns which have been stored -- and will also erase any SAVE-RAM snapshot from Data Flash ROM. Basically, the word SCRUB restores the ServoPod-USBTM to its factory-fresh state.

¹⁶ To be specific, what is lost is the LATEST pointer, which always points to the last-defined word in the dictionary linked list. The power-up default for this is the last-defined word in the IsoMax kernel.

Bypassing the Autostart

What if your autostart routine locks up? If you can't get access to the IsoMax command interpreter, how do you SCRUB the application and restore the ServoPod-USB[™] to usability?

You can bypass the autostart search, and go directly to the IsoMax interpreter, by jumpering together pins 2 and 4 on connector J3, and then resetting the ServoPod-USBTM. You can do this with a common jumper block:



This connects the SCLK/PE4 pin to ground. When the ServoPod-USBTM detects this condition on reset, it does not perform the autostart search.

Note that this does *not* erase your autostart application or your SAVE-RAM snapshot from Flash ROM. These are still available for your inspection¹⁷. If you remove the jumper block and reset the ServoPod-USBTM, it will again try to run your autostart application. (This can be a useful field diagnostic tool.)

To remove your application and start over, you'll need to use the SCRUB command. The steps are as follows:

1. Connect a terminal (or NMITerm) to the RS-232 port.

2. Jumper pins 2 and 4 on J3.

- 3. Reset the ServoPod-USBTM. You will see the "IsoMax" prompt.
- 4. Type the command SCRUB.
- 5. You can now remove the jumper from J3.

Summary

Use EEWORD to ensure that all of your application routines are in Flash ROM.

When your application is completely loaded, use SAVE-RAM to preserve your RAM data in Flash ROM.

Use address AUTOSTART routine-name to install your routine for autostarting. "address" must be a multiple of \$0400 in empty Flash ROM; HEX 7C00 or HEX 3C00 is commonly used.

To clear your application and remove the autostart, use SCRUB. This restores the ServoPod-USB[™] to its factory-new state.


If the autostart application locks up, jumper together pins 2 and 4 of J3, and reset the ServoPod-USBTM. This will give you access to the IsoMax command interpreter.

¹⁷ The IsoPod RAM will be reset to factory defaults instead of to the saved values, but you can still examine the SAVE-RAM snapshot in Flash ROM.

Application Note: SAVE-RAM

The ServoPod-USBTM contains 4K words of nonvolatile "Flash" data storage. This can be used to save system variables and your application variables so that they are automatically initialized when the ServoPod-USBTM is powered up. This is done with the word SAVE-RAM.

Data Memory Map



The internal RAM of the ServoPod-USB[™] is divided into three regions: kernel buffers, User Variables, and application variables.

Kernel buffers include the stacks, working "registers," and other scratch data that are used by the IsoMax interpreter. These are considered "volatile" and are always cleared when the ServoPod-USBTM is powered up. These are also private to IsoMax and not available to you.

"User Variables" are IsoMax working variables which you may need to examine or change. These include such values as the current number base (BASE), the current ROM and RAM allocation pointers, and the Terminal Input Buffer.¹⁸ This region also includes RAM for the IsoMax state machine and the predefined ServoPod-USBTM I/O objects. Application data is whatever variables, objects, and buffers you define in your application program. This can extend up to the end of RAM (address 07FF hex in the ServoPod-USBTM).

Saving the RAM image

The word SAVE-RAM copies the User Variables and application data to the *end* of Data Flash ROM. All of internal RAM, starting at the first User Variable (currently C/L) and continuing to the end of RAM, is copied to corresponding addresses in the Flash ROM.¹⁹

¹⁸ Forth programmers will recognize these "User Variables" as a common feature of many Forth systems.

Note that this will copy all VARIABLES and the RAM contents of all objects, but it will *not* copy the stacks. Normally you will use SAVE-RAM to take a "snapshot" of your RAM data when all your variables are initialized and your application is ready to run.

Flash erasure

Because the SAVE-RAM uses Flash memory, it must erase the Flash ROM before it can copy to it. This is automatically done by SAVE-RAM, and you need not perform any explicit erase function. However, you should be aware that SAVE-RAM will erase more Flash ROM than is needed for the RAM image.

Flash ROM is erased in "pages" of 256 words each. To ensure that all of the RAM image is erased, SAVE-RAM must erase starting at the next lower page boundary. A page boundary address is always of the form \$XX00 (the low eight bits are zero). So, in the illustrated example, Flash ROM is erased starting at address \$1C00.

If you use Data Flash ROM directly in your application, you can be sure that your data will be safe if you restrict your usage to addresses \$1000-\$17FF. Some of the space above \$1800 is currently unused, but this is not guaranteed for future IsoMax releases.

Restoring the RAM image

The ServoPod-USB[™] will automatically copy the saved RAM image from Flash ROM back to RAM when it is first powered up.²⁰ This will occur before your application program is started. So, you can use SAVE-RAM to create an "initial RAM state" for your application.

If the ServoPod-USBTM is reset and the RAM contents appear to be valid, the saved RAM image will *not* be used. This may happen if the ServoPod-USBTM receives a hardware reset signal while power is maintained. Usually this is the desired behavior.

Restoring the RAM image manually

You can force RAM to be copied from the saved image by using RESTORE-RAM. This does exactly the reverse of SAVE-RAM: it copies the contents of Data Flash ROM to Data RAM. The address range copied is the same as used by SAVE-RAM.

So, if your application needs RAM to be initialized on every hardware reset (and not just on a power failure), you can put RESTORE-RAM at the beginning of your autostart routine.

Note: do not use RESTORE-RAM *if* SAVE-RAM *has not been performed.* This will cause invalid data to be written to the User Variables (and to your application variables as well), which will almost certainly crash the ServoPod-USBTM. For most applications it is sufficient, and safer, to use the default RAM restore which is built into the ServoPod-USBTM kernel.

¹⁹ Each address 'a' in the RAM is copied to address 'a+\$1800' in the Flash ROM. The starting address depends on the version number of the IsoMax kernel, but the ending address is always \$7FF (which is copied to \$1FFF).

²⁰ If there is no saved RAM image, RAM will be initialized to default values.

Application Note: Machine Code Programming

IsoMax allows individual words to be written in machine code as well as "high-level" language code. Such words are indistinguishable in function from high-level words, and may be used freely in application programs and state machines.

Assembler Programming

The ServoPod-USB[™] uses the Motorola DSP56F807 microprocessor. The machine language of this processor is described in Motorola's *DSP56800 16-Bit Digital Signal Processor Family Manual*, available at http://www.freescale.com/files/dsp/doc/ref_manual/DSP56800FM.pdf

IsoMax does *not* include a symbolic assembler for this processor. You must use an external assembler to convert your program to the equivalent hexadecimal machine code, and then insert these numeric opcodes and operands into your IsoMax source code.²¹ For an example, let's use an assembler routine to stop Timer D2:

```
; Timer/Counter
         ;
         ; Timer control register
           000x xxxx xxxx xxxx = no count
         andc
                  #$1FFF,X:$1156 ; TMRD2 CTRL
         ; Timer status & control register
         ; Clear TCF flag, clear interrupt enable flag
                  #$8000,X:$1157 ; TMRD2_SCR clear TCF
#$4000,X:$1157 ; TMRD2_SCR clear TCFIE
         bfclr
         bfclr
Translated to machine code, this is:
80F4
         andc
                 #$1FFF,X:$1156
1156
E000
        bfclr
                  #$8000,X:$1157
80F4
1157
8000
80F4
        bfclr
                  #$4000,X:$1157
1157
4000
```

To compile this manually into an IsoMax word, you must append each hexadecimal value to the dictionary with the P, operator. (The "P" refers to Program space, where all machine code must reside.) You can put more than one value per line:

80F4 P, 1156 P, E000 P, 80F4 P, 1157 P, 8000 P, 80F4 P, 1157 P, 4000 P,

All that remains is to add this as a word to the IsoMax dictionary, and to return from the assembler code to IsoMax. There are three ways to do this: with CODE, CODE-SUB, and CODE-INT.

²¹ If you wish to translate your programs manually to machine code, a summary chart of DSP56800 instruction encoding is given at the end of this application note.

CODE functions

The special word CODE defines a machine language word as follows: CODE word-name

(machine language for your word) (machine language for JMP NEXT)

END-CODE

Machine code words that are created with CODE must return to IsoMax by performing a jump to the special address NEXT. In IsoMax versions 0.52 and higher, this is address \$0080. Earlier versions of IsoMax do not support NEXT and you must use CODE-SUB, described below, to write machine code words.

An absolute jump instruction is \$E984. Thus a JMP NEXT translates to \$E984 \$0080, and our example STOP-TIMERD2 word could be written as follows:

```
HEX
CODE STOP-TIMERD2
80F4 P, 1156 P, E000 P,
80F4 P, 1157 P, 8000 P,
80F4 P, 1157 P, 4000 P,
E984 P, 0080 P, ( JMP NEXT )
END-CODE
```

Remember, this example will only work on recent versions of IsoMax (0.52 or later).

CODE-SUB functions

The special word CODE-SUB is just like CODE, except that the machine code returns to IsoMax with an ordinary RTS instruction. This can be useful if you need to write a machine code routine that can be called both from IsoMax and from other machine code routines. It's also useful if the NEXT address is not available (as in IsoMax versions prior to 0.52). The syntax is similar to CODE:

```
CODE-SUB word-name
```

(machine language for your word) (machine language for RTS)

END-CODE

An RTS instruction is \$EDD8, so STOP-TIMERD2 could be written with CODE-SUB as follows: HEX CODE-SUB STOP-TIMERD2

```
80F4 P, 1156 P, E000 P,
80F4 P, 1157 P, 8000 P,
80F4 P, 1157 P, 4000 P,
EDD8 P, (RTS)
END-CODE
```

This example will work in all versions of IsoMax.

CODE-INT functions

CODE-INT is just like CODE-SUB, except that the machine code returns to IsoMax with an RTI (Return from Interrupt) instruction, \$EDD9. This is useful if you need to write a machine code interrupt handler that can also be called directly from IsoMax. *CODE-INT is only available on IsoMax versions 0.52 and later*. HEX

```
HEX
CODE-INT STOP-TIMERD2
80F4 P, 1156 P, E000 P,
80F4 P, 1157 P, 8000 P,
80F4 P, 1157 P, 4000 P,
EDD9 P, ( RTI )
```

END-CODE

To obtain the address of the machine code after it is compiled, use the phrase

' word-name CFA 2+

Note: if you are using EEWORD to put this new word into Flash ROM, use EEWORD *before* trying to obtain the address of the machine code. EEWORD will change this address.

Register Usage

In the current version of IsoMax software, all DSP56800 address and data registers may be used in your CODE and CODE-SUB words. You need not preserve R0-R3, X0, Y0, Y1, A, B, or N. Do not change the "mode" registers M01 or OMR, and do not change the stack pointer SP.

Future versions of IsoMax may add more restrictions on register use. If you are concerned about compatibility with future kernels, you should save and restore all registers that your machine code will use.

CODE-INT words are expected to be called from interrupts, and so they should save any registers that they use.

Calling High-Level Words from Machine Code

You can call a high-level IsoMax word from within a machine-code subroutine. This is done by calling the special subroutine ATO4 with the address of the word you want to execute.²² This address must be a Code Field Address (CFA) and is obtained with the phrase

' word-name CFA

This address must be passed in register R0. You can load a value into R0 with the machine instruction \$87D0, \$xxxx (where xxxx is the value to be loaded).

The address of the ATO4 routine can be obtained from a constant named ATO4. You can use this constant directly when building machine code. The opcode for a JSR instruction is \$E9C8, \$aaaa where aaaa is an absolute address. So, to write a CODE-SUB routine that calls the IsoMax word DUP, you could write: HEX

```
CODE-SUB NEWDUP

87D0 P, ' DUP CFA P, ( move DUP CFA to R0 )

E9C8 P, ATO4 P, ( JSR ATO4 )

EDD8 P, ( RTS )

END-CODE
```

Observe that the phrases ' DUP CFA and ATO4 are used *within* the CODE-SUB to generate the proper addresses where required.

²²The name ATO4 comes from "Assembler to Forth" and refers to the Forth underpinnings of IsoMax.

Appendix: DSP56F80x Instruction Encoding DSP56800 OPCODE ENCODING

(1) 00Wk kHHH Fjjj xmRR (14) P1DALU jjj,FX: <ea_m>,HHH</ea_m>					
 (2) 010y y0yy y*pp pppp (11-*) ADD/SUB/CMP/INC/DEC X:<aa>[,fff</aa> (3) 010y y0yy y+aa aaaa (11-*) ADD/SUB/CMP/INC/DEC X:(SP-xx)[, (4) 010y y1yy y00B BBBB (10) ADD/SUB/CMP #<0-31>,fff (5a) 010y y1yy y10 (5-2) ADD/SUB/CMP #xxxx,fff (5b) 010y y1yy yw11 -1 (6-2) ADD/SUB/CMP/INC/DEC X:xxxx[,ff] 	,fff]				
(8f) 011K K1K- F010 0hF1 (5) DALU2OPA1 A1,FF (h=1) (8g) 011K K1K- F0qq 0h00 (6) DALU10PF F (qq != 00) (h (8h) 011K K1K- F0q1 0hF1 (6) DALU10PFF FF (h=1: List) (8i) 011K K1K- F1JJ 0hFF (8) DALU20PJJ JJ,FFF (h=1: Display=1)	(h=1: Tcc) (h=1 used) 1: Tcc) 1: Tcc) n=1 used) SL,LSR)				
(9) 10W1 HHHH 0Ppp pppp (12) MOVE X: <ppp>,REG (10a) 10W1 HHHH 1*AA AAAA (11) MOVE X: (R2+xx),REG (10b) 10W1 HHHH 1+aa aaaa (11) MOVE X: (SP-xx),REG (11) 11W1 DDDD D0-M RMRR (12) MOVE X: (SP-xx),REG (11) 11W1 DDDD D0-M RMRR (12) MOVE X: (SP-xx),REG (12) 11W1 DDDD D1-0 RIRR (12) MOVE X: (Rn+N),DDDDD (13) 11W1 DDDD D1-0 RORR (10-2) MOVE X: (Rn+xxxx),DDDDD (14) 11W1 DDDD D1-1 -1 (7-2) MOVE X:<abs_adr>,DDDDD</abs_adr></ppp>					
<pre>(15) 1000 DDDD D00d dddd (10) MOVE ddddd,DDDDD (16) 1000 1110 *011 00RR (2) TSTW (Rn)- (17) 1000 UUU+ 110d dddd (8-2) BITFIELD DDDDD; MOVE #xxxx; (18) 1000 UUU0 111+ -+ (3-3) BITFIELD X:xxxx; MOVE #xxxx; (19a) 1010 UUU0 1+aa aaaa (9-2) BITFIELD X:(SP-xx); MOVE #xxxx; (19b) 1010 UUU0 1*AA AAAA (9-2) BITFIELD X:(R2+xx); MOVE #xxxx; (20) 1010 UUU1 1Ppp pppp (10-2) BITFIELD X:<ppp>; MOVE #xxxx; (21) 1010 CCCC 0Aaa aaaa (11) Bcc <aa>, BRA</aa></ppp></pre>	x,X:xxxx x,X:(SP-xx) x,X:(R2+xx)				
<pre>(22) 1100 HHHH *BBB BBBB (11) MOVE #xx,HHHH (23) 1100 11E0 1*BB BBBB (7-*) DO/REP #xx (24) 1100 11E0 11-d dddd (6-*) DO/REP ddddd (25a) 1110 CCCC 10A1AA (7-2) Jcc, JMP xxxxx (25b) 1110 1001 11A0 10AA (*-2) JSR xxxxx (26) 1110 1101 11-1 10-0 (0) RTS (27) 1110 1101 11-1 10-1 (0) RTI (29) 1110 HHHH *0W* *mRR (8) MOVE P:<ea_m>,HHHH</ea_m></pre>					
(30) 1110 -1 0000 (0) NOP (31) 1110 -1 0001 (0) DEBUG () 1110 -1 0010 (0) (\$E042 -reserved for "ADD <regodity")< td=""> (32) 1110 -1 01tt (2) STOP, WAIT, SWI, ILLEGAL</regodity")<>	g>, <mem>")</mem>				
() 1100 (9) <available hole=""> () 1110 (9) <available hole=""> () 1110 (10) <available hole=""></available></available></available>					
Understanding entries in the above encoding:					
A typical entry in the encoding files looks like this:					
(8b) 011I I1II FQQQ 11FF (10) DALU3OP2 QQQ,FFF					
v					
+ (see #1 below) + (see #2 below) + (see #3 below)					

+----- (see #4 below)

#1: This field gives the name of the instruction or of a class of instructions which are encoded with the bit pattern specified in #3.

An example of where this field contains an instruction is for the "TSTW (Rn)-" instruction. In this case, only the operands of the instruction are encoded with the bits in #3 below.

An example of where this field contains a class of instructions is given in the example above "DALU3OP2 QQQ,FFF". In this case, the entry DALU3OP2 represents a class of instructions, and the instruction selected within this class is selected by the IIII field within the encoding specified in #2.

Instruction classes such as "DALU3OP2" can be seen by searching in this file for the following field - "DALU3OP2:", where the field is located in the very first character of the line.

#2: The number here indicates how many bits are required to encode this instruction. For the example shown above, 10 bits are required to hold the following bits - IIIIFQQQFF. The information in this particular field is useful to the design group.

If the number in this field is followed by a "-2" or "-3", the "-2" is used to indicate a two word instruction, and the "-3" is used to indicate a three word instruction.

For the case of the "ADD/SUB/CMP/INC/DEC X:<aa>[,fff]" instruction which uses "(11-*)", this indicates that this class of instructions can vary in number of instruction words. For this particular example, this can be seen more clearly in the section entitled "Unusual Instruction Encodings" located within this document.

#3: This portion represents the 16 opcode bits of the instruction. For single word instructions, it contains the entire one word 16-bit opcode. For multiword instructions, it contains the first word for the instruction.

The example above contains the following fields within the instruction: IIII, FFF, QQQ Note that although there are four I bits to form the "IIII" field, these bits are not necessarily all next to each other. This is also the case for the three bits comprising the "FFF" field.

#4: The number here gives a unique number to this particular instruction or class of instructions. This is used simply for identification purposes.

Notes for Above Encoding:

- Where a "*" is present in a bit in the encoding, this means the PLAs often use this bit to line up in a field, but that the assembler should always see this as a "0". Where a "+" is present, it is similar, but assembles as a "1". A "-" is ignored by the PLAs and assembled as a "0".
- 2. It is important to note that several instructions are not found on the first page of the encoding, which summarizes the entire instruction set. These instructions are instead found in the section entitled "Unusual Instruction Encodings" located within this document. Instructions in this section include:
 - ADD fff,X:<aa>:
 - ADD fff,X:(SP-xx):
 - ADD fff,X:xxxx:
 - LEA
 - TSTW
 - POP
 - CLR (although CLR is also encoded in the Data ALU section) ENDDO

See this section to see how these instructions are encoded.

3. The use of the bit pattern labelled

"(\$E042 -reserved for "ADD <reg>,<mem>")" is explained in more detail in the "Unusual Instruction Encodings" section. It is not an instruction in itself, but rather enables an encoding trick discussed for the ADD instruction in that section.

Understanding the 2 and 1 Operand Data ALU Encodings

The Data ALU operations were encoded in a manner which is not straightforward. The three operand instructions were relatively straightforward, but the encoding of the two and one operand instructions was more difficult.

More information is presented at the field definitions for "KKK" and "JJJ". This is the best place to clearly understand the Data ALU encodings.

(Also see the encoding information located at the "KKK" field.)

Data ALU Source and Destination Register Field Definitions:

- F: F Destination Accumulator
 - -----0 A 1 B

~F:

"~F" is a unique notation used in some cases to signify the source register in a DALU operation. It's exact definition is as follows: If "F" is the "A" accumulator, Then "~F" is the "B" accumulator. If "F" is the "B" accumulator, Then "~F" is the "A" accumulator.

FF: FF Destination Register

- 00 X0 (NOTE: not all DALU instrs can have this as a destination) 10 (reserved) 01 Y0 (NOTE: not all DALU instrs can have this as a destination) 11 Y1 (NOTE: not all DALU instrs can have this as a destination)
- FFF: FFF Destination Register
 - ----
 - 000 A
 - 100 B
 - 001 X0 (NOTE: not all DALU instrs can have this as a destination)
 101 (reserved)
 011 Y0 (NOTE: not all DALU instrs can have this as a destination)
 - 011Y0(NOTE: not all DALU instrs can have this as a destination)111Y1(NOTE: not all DALU instrs can have this as a destination)
 - NOTE: The MPY, MAC, MPYR, and MACR instructions allow x0, y0, or y1 as a destination. FFF=FF1 IS allowed for the case of a negated product: -y0,x0,FFF for example is allowed. Also, MPYsu, MACsu, IMPY16, LSRR, ASRR, and ASLL allow FFF as a destination, but the ASRAC & LSRAC instructions only allow F, and LSLL only allows DD as destinations.

Although the LSLL only allows 16-bit destinations, there is the ASLL instruction which performs exactly the same operation and allows an accumulator as well as a destination.

fff: fff Destination Register

- - ------000 А (ADD/SUB/CMP only) (ADD/SUB/CMP only) 001 В 100 X0 (ADD/SUB/CMP only) 101 (reserved for X1) 110 Y0 (ADD/SUB/CMP only) (ADD/SUB/CMP only) 111 Y1

QQQ: (6-4)

This field specifies two input registers for instructions in the DALU3OP, DALU3OP2, and P1DALU instruction classes. There are some instructions where the ordering of the two source operands is important and some where the ordering is unimportant.

Three different cases are presented below for instructions using the QQQ field. Some examples are also included for clarification. Note that the bottom 4 entries are designed to overlay the "QQ" field.

1. "QQQ" definition for: ASRR, ASLL, LSRR, LSLL, ASRAC, & LSRAC instrs

QQQ Shifter inputs (must be in this order) 000 (reserved for X1, Y1) 001 B1,Y1 010 Y0,Y0 011 A1,Y0 100 Y0,X0 Y1,X0 101 110 (reserved for X1,Y0) 111 Y1,Y0 For Multi-bit shift instructions: - 1st reg specified is value to be shifted - 2nd reg specified is shift count (uses 4 LSBs) Examples of valid Multi-bit shift instructions: asll b1,y1,a; b1 is value to be shifted, y1 is shift amount asrr y1,x0,b; y1 is value to be shifted, x0 is shift amount Examples of INVALID Multi-bit shift instructions: asll y1,b1,a; Not allowed - b1 must be first for QQQ=001 asrr x0,y1,b; Not allowed - y1 must be first for QQQ=101 2. "QQQ" definition for: MPYsu and MACsu instrs QQQ Multiplier inputs (must be in this order) - - -000 (reserved for Y1,X1) 001 Y1,B1 010 Y0,Y0 011 Y0,A1 100 X0,Y0 101 X0,Y1 (reserved for Y0,X1) 110 Y0,Y1 111 For MPYsu or MACsu instructions: - 1st reg specified in QQQ above is "signed" value - 2nd reg specified in QQQ above is "unsigned" value Examples of valid MPYsu and MACsu instructions: mpysu y1,b1,a ; y1 is signed, b1 unsigned, QQQ = 001
macsu x0,y1,b ; x0 is signed, y1 unsigned, QQQ = 101 Examples of INVALID MPYsu and MACsu instructions: mpysu b1,y1,a ; Not allowed - y1 must be signed for QQ2=001
macsu y1,x0,b ; Not allowed - x0 must be signed for QQ2=101 The Multi-bit shift instructions include: ASRR, ASLL, LSRR, LSLL, ASRAC, and LSRAC 3. "QQQ" definition for: All other instructions using "QQQ" 000 Multiplier inputs Also Accepted by Assembler - - -000 (reserved for Y1, X1) (reserved for X1, Y1) Y1,B1 001 B1,Y1 010 Y0,Y0 Y0,Y0 011 Y0,A1 A1,Y0

Y0,X0

Y1,X0

100

101

X0,Y0

X0,Y1

 110
 (reserved for Y0,X1)
 (reserved for X1,Y0)

 111
 Y0,Y1
 Y1,Y0

For all other of these instructions: - operands can be specified in either order

Examples of valid MPY and MAC instructions:

mpy	y1,b1,a	;	Operands	are:	у1	and b1	(ordering unimpt)
mpy	b1,y1,a	;	Operands	are:	y1	and b1	(ordering unimpt)
mac	x0,y1,b	;	Operands	are:	y1	and x0	(ordering unimpt)
mac	y1,x0,b	;	Operands	are:	y1	and $x0$	(ordering unimpt)

NOTE: If the source operand ordering is incorrect, then the assembler must flag this as an error.

Data-Alu Opcode Field Definitions:

q: used to specify "non-multiply" one operand DALU/P1DALU instructions. See the "KKK" field definition below.

qq: used to specify "non-multiply" one operand DALU/P1DALU instructions. See the "KKK" field definition below.

DALU3OP:

LLL: LLL Multiplication Operation -----MPY + (neither operand inverted) MPY - (one operand inverted) MAC + (neither operand inverted) MAC - (one operand inverted) 000 001 010 011 MPYR + MPYR -(neither operand inverted) 100 101 (one operand inverted) 110 MACR + (neither operand inverted) MACR -(one operand inverted) 111

h: (2)

The "h" bit, when set to a "1" is used to encode the following non-multiply DALU instructions:

- ADC, SBC
- NORM R0
- LSL, LSR
- DIV

For exact details on this, see the "KKK" field definition below.

DALU2OPF: DALU2OPY: DALU2OPB1: DALU2OPA1: DALU1OPF: DALU1OPFF: DALU2OPJJ:

KKK: ()

The KKK fields cannot be uniquely decoded without looking at the values in some other bits of the opcode. In the below charts, the KKK field holds many different encodings depending on the values in bits 6-4, what was previously called the JJJ field, and bit 2, which was previously labelled as "h". The JJJ and h fields have now been removed and this chart now contains the information previously held by these bits.

Four different charts are presented below, where the four charts correspond to different values "00, 01, 10, and 11" in bits 2 and 0 of the opcode.

Note that the KKK entries are numbered in an ascending order from 0 to 7. This also differs from the numbering in the original encoding file (encode8) so the entries in the chart will now appear

Chart 1 - Basic Data ALU, Destination is "F"

This chart is used to encode MOST non-multiply Data ALU instructions where the result of the operation is stored in one of the accumulators, A or B, i.e. is of the form "NONMPY_DALUOP <src>,F".

This chart encodes both the arithmetic operation and source register for the operation. The destination is encoded with the "F" bit.

bbb b b iii i i ttt t t 	++	+			KI 	 			+
KKK JJJ h F	++ SRC	+	001	+ 010	011	100	101	110	111
ККО 000 0 0	+====+ ~F	+======= ADD	< <na>></na>	+=====- TFR	< <na>></na>	-=====- SUB	< <na>></na>	CMP	< <na>> </na>
KK1 000 0 0	Y	< <na>></na>	ADD	< <na>></na>		< <na>></na>	SUB	< <na>></na>	
KKK 001 0 0	++ F	DECW		NEG	NOT	RND		TST	
KKK 010 0 0	++ F			ABS					
KKK 011 0 0	++ F	INCW		CLR		ASL	ROL	ASR	ROR
KKK 100 0 0	+====+ X0	+====== ADD	-===== OR	+====== TFR		SUB	AND	-===== CMP	======+ EOR
KKK 101 0 0	YO	ADD	OR	TFR		SUB	AND	СМР	EOR
KKK 110 0 0	++ 								
KKK 111 0 0	Y1 ++	ADD	OR	TFR 		SUB	AND	CMP	EOR

Note that there are nine rows above. This is because the entry for "JJJ" = 000 is broken into two different rows - one where the LSB of "KKK" is "0" (source is "~F") and one row where the LSB is "1" (source is "Y") .

Chart 2 - Basic Data ALU, Destination is "DD"

This chart is used to encode MOST non-multiply Data ALU instructions where the result of the operation is stored in one of the data regs, X0, Y0 or Y1, i.e. is of the form "NONMPY_DALUOP <src>,DD".

This chart encodes both the arithmetic operation and source register for the operation. The destination is encoded with the "FF" bits.

+ bbb b b iii i i	++	+	 	KI	 KK 	 	++
ttt t t							
654 2 0							
KKK JJJ h F +====================================							
KKK 000 0 1							EOR

+	F	DECW		 NOT				
KKK 010 0 1	A1	ADD	OR	 	SUB	AND	CMP	EOR
KKK 011 0 1	F	INCW		 	*	ROL	ASR	ROR
KKK 100 0 1	X0	ADD	OR	 	SUB	AND	CMP	EOR
KKK 101 0 1	Y0	ADD	OR	 	SUB	AND	CMP	EOR
KKK 110 0 1				 				
KKK 111 0 1	Y1	ADD		 	SUB	AND	CMP	EOR

* For 16-bit destinations, "asl" is identical to "lsl". Thus, if a user has "asl x0" in his program, it should instead assemble into "lsl x0". Always disassembles as "lsl x0".

Chart 3 - Supplemental Data ALU, Destination is "F"

This chart is used to encode A FEW non-multiply Data ALU instructions where the result of the operation is stored in one of the accumulators, A or B, i.e. is of the form "NONMPY_DALUOP < src >, F".

This chart encodes both the arithmetic operation and source register for the operation. The destination is encoded with the "F" bit.

bbb b b iii i i ttt t t 					 -	<k </k 			
KKK JJJ h F	+ SRC	++	+	010	+	100	101	110	111
ККО 000 1 0	+====- ~F	++======= 	+====== < <na>></na>	< <tc>></tc>	+====== < <na>></na>	+======	< <na>></na>		< <na>></na>
KK1 000 1 0	Y	< <na>></na>	ADC	< <na>></na>	< <tc>></tc>	< <na>></na>	SBC	< <na>></na>	
KKK 001 1 0	 F			< <tc>></tc>	< <tc>></tc>				
KKK 010 1 0	 F			< <tc>></tc>	< <tc>></tc>				
KKK 011 1 0	F		+	< <tc>></tc>	< <tc>></tc>		LSL	NORM	LSR
KKK 100 1 0	+====== X0	DIV	+======= 	< <tc>></tc>	+======= < <tc>></tc>				
KKK 101 1 0	Y0	DIV		< <tc>></tc>	< <tc>></tc>				
KKK 110 1 0	+ 			< <tc>></tc>	< <tc>></tc>				
KKK 111 1 0	Y1	DIV		< <tc>></tc>	< <tc>></tc>				

Note that there are nine rows above. This is because the entry for "JJJ" = 000 is broken into two different rows - one where the LSB of "KKK" is "0" (source is "~F") and one row where the LSB is "1" (source is "Y") .

Tcc instructions that occupy space on this chart are Tcc instructions where the "Z" bit is a "0". This corresponds to Tcc instructions of the form "tcc <reg>,F", i.e., without an AGU register transfer.

Chart 4 - Supplemental Data ALU, Destination is "DD"

This chart is used to encode A FEW non-multiply Data ALU instructions where the result of the operation is stored in one of the data regs,

X0, Y0 or Y1, i.e. is of the form "NONMPY_DALUOP <src>,DD".

This chart encodes both the arithmetic operation and source register for the operation. The destination is encoded with the "FF" bits.

bbb b b iii i i ttt t t 654 2 0					KI 	<κ. 			
KKK JJJ h F	++ src	+	001	+	011	100	101	+	+
KK0 000 1 1	+====+ B1	+=======		+======= < <tc>></tc>	< <tc>></tc>			+====== 	+======
ККК 001 1 1	DD			< <tc>></tc>	< <tc>></tc>				+
KKK 010 1 1	A1			< <tc>></tc>	< <tc>></tc>				
KKK 011 1 1	DD	ļ		< <tc>></tc>	< <tc>></tc>		LSL		LSR
KKK 100 1 1	X0			< <tc>></tc>	< <tc>></tc>				+ +
KKK 101 1 1	YO			< <tc>></tc>	< <tc>></tc>				
KKK 110 1 1				< <tc>></tc>	< <tc>></tc>				
KKK 111 1 1	Y1			< <tc>></tc>	< <tc>></tc>				

Tcc instructions that occupy space on this chart are Tcc instructions where the "Z" bit is a "1". This corresponds to Tcc instructions of the form "tcc <reg>,F r0,r1", i.e., with an AGU register transfer.

ууууу:

The "yyyyy" field is used to determine the operand encoding and destination operand definitions for data ALU instructions where one source operand is not a Data ALU register. It is described as "010" type instructions because all instructions in this class begin with "010" in bits 15-13.

For instructions of this type, the destination is always specified with the "fff" field.

DALU3OP2 - Shifting and Multiplication Encoding Information

DALU3OP2:

IIII: ()

Specifies Integer Multiplication, Signed*Uns, and Shifting Instructions

IIII	Operation					
1000	MPYsu					
1100	MACsu					
0010	IMPY16					
1001	LSRR	(multibit	logical	right	shift)	
1101	LSRAC	(used for	shifting	g 32-b:	it values)
0001	ASRR	(multibit	arithm	right	shift)	
0101	ASRAC	(multibit	arithm	right	shift w/	acc)
0011	ASLL or LSL	L (multibit	arithm	left	shift)	

.... +--- Indicates no shifting or shifting +---- Shift shift dirn and whether LSP goes to DXB1 +---- Selects mpy vs mac operation +----- Selects signed*signed vs signed*unsigned Note: no inversion of multiplier result or rounding is allowed. NOTE: All of the above allow FFF as a destination EXCEPT LSRAC and ASRAC which only allow F as a destination, and LSLL which only allows X0, Y0, and Y1 as destinations. Although the LSLL only allows 16-bit destinations, there is the ASLL instruction which performs exactly the same operation and allows an accumulator as well as a destination. Single Parallel Move Encodings: _____ P1DALU: _ _ _ _ _ _ _ _ x: kk: jjj: P1DALU operation and source register encodings (xkkjjj) x kk jjj 0 KK JJJ - KK specifies the arithm operation for non-multiply instrs - JJJ specifies one source operand for non-multiply instrs $(k\bar{k} \text{ becomes KK when } x=0)$ (jjj becomes JJJ when x=0) - LL specifies the arithm operation for multiply instrs - QQQ specifies one source operand for multiply instrs 1 LL QQQ (kk becomes LL when x=1) (jjj becomes QQQ when x=1) JJJ: Specifies the source registers for the "non-multiply" P1DALU class of instructions as well as the Tcc instruction. JJJ Source register 000 ~F 001 F (not used by the Tcc instruction) (not used by the Tcc instruction) (not used by the Tcc instruction) F 01x 01x F 100 Χ0 101 YΟ 110 (reserved for X1) 111 Y1 KK: () Chart 5 - Single Parallel Move Data ALU, Destination is "F" This chart is used to encode all of the non-multiply arithmetic operations with a SINGLE PARALLEL MOVE, where the result of the operation is stored in one of the accumulators, A or B. In this case, the instruction is of the following form "NONMPY DALUOP <src>, F <single pll mov>" This chart encodes both the arithmetic operation and source register for the operation. The destination is encoded with the "F" bit.

++	+-	+			+,
bbb iii ttt				КК 	
654					
KK JJJ	SRC	00	01	10	11
KK 000	~F	ADD	TFR	SUB	CMP
KK 001	F	DECW	NEG	RND	TST
KK 010	F		ABS		I
KK 011	F	INCW	CLR	ASL	ASR
KK 100	X0	ADD	TFR	SUB	CMP
KK 101	Y0	ADD	TFR	SUB	CMP
KK 110					
KK 111	Y1	ADD	TFR	SUB	CMP
T	+	· · · · · · · · · · · · · · · · · · ·			+

Note that this chart is simply extraced from the above chart where bit_2 == 0 and bit_0 == 0. In this case, only the even values within the "KKK" field are retained.

```
Dual Parallel Read Encodings:
_____
P2DALU:
_ _ _ _ _ _ _ _
x: ()
uu: ()
jj: ()
      P2DALU operation and source register encodings (xuujj)
      x uu jj
       - - - - - -
       0 UU GG
                 - UU specifies the arithm operation for non-multiply instrs
                - GG specifies one source operand for non-multiply instrs (uu becomes UU when x=0)
                     (jj becomes GG when x=0)
               - LL specifies the arithm operation for multiply instr
- QQ specifies one source operand for multiply instrs
                                                             multiply instrs
      1 LL QQ
                     (uu becomes LL when x=1)
                     (jj becomes QQ when x=1)
GG: ()
UU: ()
     Specifies "non-multiply" P2DALU instructions and operands.
      x UU GG
               Non-Multiply Operation DALU Source Register
       - -- --
                   -----
                                                 ------
      0 00 JJ
                   ADD
                                           JJ
      0 10 JJ
                    SUB
                                           JJ
       ----
      0 01 --
                    MOVE
                                           <none>
       _ _ _ _ _ _ _ _
      0 11 --
                    (reserved)
                                           <none>
JJ: ()
     Specifies the source registers for the "non-multiply" P2DALU instructions.
      JJ source register
       - -
             -----
      00
             Χ0
      01
             ΥO
      10
             (reserved for X1)
      11
             Υ1
```

Multiplication Operation LL- -MPY + (neither operand inverted) 00 MAC + (neither operand inverted) 01 MPYR + (neither operand inverted) 10 MACR + (neither operand inverted) 11 QQ: () Input registers for the "multiply" P2DALU instructions. Multiplier inputs QQ 00 Y0,X0 01 Y1,X0 (reserved for X1,Y0) 10 11 Y1,Y0 vvv: (9,6,0) Specifies the destination registers for the dual X memory parallel read instruction WITH arithmetic operation. vvv 1st read 2nd access - - -_ _ _ _ _ _ _ _ _ - - - -000 X:(R0),Y0 X: (R3) + , X0X:(R3)-,X0 _ 010 X:(R0),Y0 100 X:(R0),Y1 X:(R3)+,X0 _ 110 X:(R0),Y1 X:(R3)-,X0 X:(R1),Y0 001 X:(R3)+,X0 X:(R1),Y0 X:(R3)-,X0 _ 011 101 X:(R1),Y1 X: (R3) + , X0-111 X:(R1),Y1 X:(R3)-,X0 ----|||+---(effectively an "r" bit for 1st read - R0 vs R1) (effectively an "m" bit for 2nd read - (R3)+ vs (R3)-) (effectively a "V" bit for 1st read - Y0 vs Y1) +---+----NOTE: Above table does not show any addressing mode information for the 1st read. See the "m" field for this information. The above table does contain addressing mode info for the second access as seen above. Move Register Field Definitions: ------HHH: destination registers for the "P1DALU X:<ea m>, HHH" instruction. HHH register - - ------000 Χ0 001 ΥO 010 (reserved for X1) 011 Υ1 100 А 101 В 110 A1 111 Β1 RRR: () RRR register - - ------000 R0 001 R1 010 R2 011 R3 SP 111 HHHH: destination registers for the "#xx,HHHH" instruction. HHHH register _ _ _ _ _ _ _ _ _ _ _ _ OHHH X0, Y0, (reserved for X1), Y1, A, B, A1, B1 10RR R0, R1, R2, R3

ND (dst only), N, NOREG (src and dst), (reserved) 11NNDDDDD: - specifies destination registers for "ddddd,DDDDD" - specifies source/destination registers for other DDDDD moves - NOTE that ordering is different than "ddddd" DDDD D register . _ _ _ X0, Y0, (reserved for X1), Y1, A, B, A1, B1 R0, R1, R2, R3 $\,$ OHHH O 10RR 0 ND (dst only), N, NOREG, (reserved) 11xx 0 AO, BO, A2, B2 MO1, (res), (res), SP OMR, PINC/PAMAS, (res), HWS, (res, used as LC), SR, LC, LA 00xx 1 01xx 1 1xxx 1 ddddd: - specifies source registers for the move ddddd,DDDDD instruction. - specifies source registers for the DO/REP ddddd instruction. - specifies source/destination registers for bitfield instructions - NOTE that ordering is different than "DDDDD" ddddd register 00HHH X0, Y0, (reserved for X1), Y1, A, B, A1, B1 100RR R0, R1, R2, R3 $\,$ 101xx (res-ND), N, (res-NOREG), (res) 010xx A0, B0, A2, B2 011xx M01, (res), (res), SP 11xxx OMR, PINC/PAMAS, (res), HWS, (res, used as LC), SR, LC, LA Special registers which need to be detected: . 1110 0 NOREG - Prevents external bus cycle, or perhaps any memory cycle from occurring. Required because the chip may not own the bus. Forces access internal, or perhaps even disables prxrd/prxwr. Occurs on read from reg only. Note there is no register actually present. It applies to reads from the register because this is true during an LEA where no memory cycle is desired, but this is not true for a TSTW instruction, which must actually perform a memory cycle and move the data onto the cgdb. - Accesses "N" register but also asserts pmnop. 1100 0 ND Occurs on write to reg only. - Prevents interrupts, force adr onto eab, 1100 0 ND regardless of whether it's on-chip or not. Note there is no actual register. Asserts a new ctrl signal, pmdram. Occurs on reads from reg only. Used to be the DRAM register. Must disable xmem writes, similar to reads from NOREG. Force the access internal. 1011 1 HWS - Any reads of this register must "pop" the HWS and HWSP. Any writes to this register must "push" the HWS and HWSP. RR: RR register - -_ _ _ _ _ _ _ _ _ 00 R0 01 R1 10 R2 11 R3 AGU (Address Generation Unit) Instruction Field Definitions: _____ MM: specifies addressing modes for the "X:<ea MM>,DDDDD" instruction. MM addressing mode (Rn) + or 00 (SP)+ (Rn)+N or 01 (SP)+N (Rn) - or (Rn) or 10 (SP) -

11

(SP)

(LEA cannot use this combination)

specifies addressing modes of "P1DALU" and "P2DALU" m: addressing mode m -_ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ 0 (Rn) + (Rn)+N 1 W: W move direction for memory moves register -> memory
memory -> register 0 1 DALU result w: W _ _ _ _ _ _ _ _ _ _ _ 0 written back to memory (not allowed for CMP or SUB instrs) 1 remains in register Immediates and Absolute Address Instruction Field Definitions: AAA: Upper 3 address bits for JMP, Jcc, and JSR instructions. BBBBBBB: 7-bit signed integer. For #xx, HHHH and DALU #xx, F instructions. BBBBBB: 6-bit unsigned integer. For DO/REP #xx instruction. AAAAA: 6-bit positive offset for X: (R2+xx) addressing mode. Allows positive offsets: 0 to 63 aaaaaa: 6-bit negative offset for X: (SP-xx) addressing mode. Allows negative offsets: -1 to -64 Aaaaaaa: 7-bit offset for MOVE, DALU & Bitfield using X:(SP-#xx), X:(R2+#xx) and Bcc <aa> instructions: A = 0 => X: (R2 + #xx)allows positive offsets: 0 to 63 A = 1=> X:(SP-#xx) allows negative offsets: -1 to -64 For Bcc, "A" specifies the sign-extension. RESTRICTION: Aaaaaaa must never be all zeros for the Bcc instruction. Ppppppp: 7-bit absolute address for MOVE, DALU, & Bitfield on X:<pp> instr It is sign-extended to allow access to both the peripherals and the 1st 64 locations in X-memory. Other Instruction Field Definitions: Z: specifies the parallel moves of the address pointers in a Tcc instruction. Ζ move _ (i.e., no transfer occurs in the AGU unit) 0 R0->R0 1 R0->R1 (AGU transfers R0 register to R1 if condition true) For the case where Z=0, the assembler will not look for a field such as "teq x0,a r0,r0". Instead, the AGU register transfer will be suppressed, such as in ""teq x0,a". Е: Ε instruction -----0 DO REP 1 tt: tt instruction _ _ _ _ _ _ _ _ _ _ _ _ _ 00 STOP

01 WAIT 10 SWI 11 ILLEGAL BITFIELD: UUU: specifies bitfield/branch-on-bit instructions บบบ operations _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ 000 BFCLR 001 BFSET BFCHG 010 011 MOVE (used by "move #iiii,<ea>") 100 BFTSTL 110 BFTSTH BRCLR 101 (modifies carry bit) (modifies carry bit) 111 BRSET 0xxlast word = iiiiiiiiiiiiiiiii 1x0last word = iiiiiiiiiUAaaaaaa 1x1 (note: this is the 3rd word, not 2nd, for BF/BR #xxxx,X:xxxx) iiiiiiiiiiiiii = 16-bit immed mask iiiiiiii = 8-bit immed mask for upper or lower byte U = 1selects upper byte U = 0 selects lower byte = 7-bit relative branch field Aaaaaaa Note: UAaaaaaa is not available to the BFTSTH, BFTSTL instrs The ANDC, ORC, EORC, and NOTC are instructions which fall directly onto the bitfield instructions. They are mapped as follows: ANDC is identical to a BFCLR with the mask inverted ORC is identical to a BFSET (mask not inverted) EORC is identical to a BFCHG (mask not inverted) NOTC is identical to a BFCHG with the mask set to \$FFFF CC-C: () Specifies conditions for the Tcc instructions: (in this case, "CC" falls onto C10 of CCCC, "C" falls onto C2, C3 is "0") CC-C condition _ _ _ _ 00 0 CC 01 0 CS 10 0 ne 11 0 eq 00 1 qe 01 1 lt 10 1 gt 11 1 le CCCC: () Specifies conditions for the Jcc, JScc, and Bcc instructions CCCC condition - for encode7 cc (same as "hs", unsigned higher or same)
cs (same as "lo", unsigned lower) 0000 0001 0010 ne 0011 eq 0100 ge 0101 lt 0110 gt 0111 le 10** ALWAYS TRUE condition (PLAs decode this) 1001 ALWAYS - JMP, BRA, JSR (value used by assembler)

1011 (reserved -could be used for delayed) 1010 (reserved) 1000 (reserved) 1100 hi (unsigned higher) 1101 ls (unsigned lower or same) 1110 nn 1111 nr

Unusual Instruction Encodings:

Encoding of "ADD fff,X:<aa>" and "ADD fff,X:(sp-xx)":

There is an unusual trick used to encode these two instructions. What is so unusual is that the first word of the two word "ADD/SUB/CMP fff,X:<aa>" instruction is identical to the one word encoding of the "ADD/SUB/CMP X:<aa>,fff" instruction. It is also true the first word of the two word "ADD/SUB/CMP fff,X:(sp-xx)" instruction is identical to the one word encoding of the "ADD/SUB/CMP X:(sp-xx),fff" instruction.

What makes these instructions differ is the encoding of the instruction immediately following the first word. The rules are listed below.

Encoding Rules:

ADD X:<aa>,fff: - 1st word - Simply uses the one word encoding for ADD X:<aa>,fff - 2nd word - Any valid DSP56800 instruction, which by definition will not be the following reserved hex value: \$E042. Note that this value is reserved in the DSP56800 bit encoding map. ADD X: (SP-xx), fff: - 1st word - Simply uses the one word encoding for ADD X: (SP-xx), fff - 2nd word - Any valid DSP56800 instruction, which by definition will not be the following reserved hex value: \$E042. Note that this value is reserved in the DSP56800 bit encoding map. ADD X:xxxx,fff: - 1st word - 1st word of encoding uses ADD X:xxxx,fff with the "w" bit set to "1" - 2nd word - second word of encoding contains the 16-bit absolute address ADD fff,X:<aa>: - 1st word - 1st word of this instruction uses the one word encoding for the ADD X:<aa>,fff instruction. - 2nd word - 2nd word of this instruction is simply set to \$E042. ADD fff, X: (SP-xx): - 1st word - 1st word of this instruction uses the one word encoding for the ADD X: (SP-xx), fff instruction. - 2nd word - 2nd word of this instruction is simply set to $\pm042.$ ADD fff,X:xxxx: - 1st word - 1st word of encoding uses ADD X:xxxx,fff with the "w" bit set to "0" - 2nd word - second word of the instruction contains the 16-bit absolute address Thus, the presence of the hex value \$E042 in the instruction immediately after a "ADD X:<aa>,fff" or "ADD X:(sp-xx),fff" indicates that the instruction is really an "ADD fff,X:<aa>" or "ADD fff,X:(sp-xx)" instruction. These later two instructions encode as two word instructions using the technique described above.

Note that this encoding (where the destination is a memory location) is NOT allowed for the SUB or CMP instructions. It is only allowed for the ADD instruction.

Encoding of LEA:

There is a trick used for encoding the LEA instruction. The trick is used in several different places within the opcode map and is simply this - anytime a MOVE instruction uses "NOREG" (located in the HHHH or DDDDD field) as a source register, the instruction is no longer interpreted as a MOVE instruction. Instead it operates as an LEA instruction. Thus, the syntax for the instruction available to the user is "LEA", but the actual bit encoding uses the MOVE instruction where the source register is "NOREG":

DSP56	800 Instruct	tion	E	Encoded As:
			-	
LEA	(Rn) +	=>	MOVE	NOREG,X:(Rn)+
LEA	(Rn) -	=>	MOVE	NOREG,X:(Rn)-
LEA	(Rn)+N	=>	MOVE	NOREG,X:(Rn)+N
LEA	(R2+xx)	=>	MOVE	NOREG,X:(R2+xx)
LEA	(Rn+xxxx)	=>	MOVE	NOREG,X:(Rn+xxxx)
LEA	(SP) +	=>	MOVE	NOREG,X:(SP)+
LEA	(SP) -	=>	MOVE	NOREG,X:(SP)-
LEA	(SP) +N	=>	MOVE	NOREG,X:(SP)+N
LEA	(SP-xx)	=>	MOVE	NOREG,X:(SP-xx)
LEA	(SP+xxxx)	=>	MOVE	NOREG,X:(SP+xxxx)

CAREFUL: LEA must NOT write to a memory location! NOTE: LEA not allowed for (\mbox{Rn}) or $(\mbox{SP})\,.$

Encoding of TSTW:

There is a trick used for encoding the TSTW instruction. The trick is used in several different places within the opcode map and is simply this - anytime a MOVE instruction uses "NOREG" (located in the HHHH or DDDDD field) as a dest register, the instruction is no longer interpreted as a MOVE instruction. Instead it operates as a TSTW instruction. Thus, the syntax for the instruction available to the user is "TSTW", but the actual bit encoding uses the MOVE instruction where the destination register is "NOREG":

DSP56800 Instruct	tion	E	Incoded As:
		-	
TSTW X: <aa></aa>	=>	MOVE	X: <aa>,NOREG</aa>
TSTW X: <pp></pp>	=>	MOVE	X: <pp>,NOREG</pp>
TSTW X:xxxx	=>	MOVE	X:xxxx,NOREG
TSTW X:(Rn)	=>	MOVE	X:(Rn),NOREG
TSTW X:(Rn)+	=>	MOVE	X:(Rn)+,NOREG
TSTW X:(Rn)-	=>	MOVE	X:(Rn)-,NOREG
TSTW X:(Rn)+N	=>	MOVE	X:(Rn)+N,NOREG
TSTW X:(Rn+N)	=>	MOVE	X:(Rn+N),NOREG
TSTW X:(Rn+xxxx) =>	MOVE	X:(Rn+xxxx),NOREG
TSTW X:(R2+xx)	=>	MOVE	X:(R2+xx),NOREG
TSTW X:(SP)	=>	MOVE	X:(SP),NOREG
TSTW X:(SP)+	=>	MOVE	X:(SP)+,NOREG
TSTW X:(SP)-	=>	MOVE	X:(SP)-,NOREG
TSTW X:(SP)+N	=>	MOVE	X:(SP)+N,NOREG
TSTW X:(SP+N)	=>	MOVE	X:(SP+N),NOREG
TSTW X:(SP+xxxx) =>	MOVE	X:(SP+xxxx),NOREG
TSTW X:(SP-xx)	=>	MOVE	X:(SP-xx),NOREG
TSTW <register></register>	=>	MOVE	ddddd, NOREG

NOTE: TSTW (Rn)- is not encoded in this manner, but instead has its own encoding allocated to it.

- NOTE: TSTW HWS is NOT allowed. All other on-chip registers are allowed.
- IMPORTANT NOTE: TSTW can be done on any other instruction which allows a move to NOREG. Note this doesn't make sense for LEA.
- NOTE: TSTW F (operates on saturated 16 bits) differs from TST F (operates on full 36/32 bit accumulator)

NOTE: TSTW P:() is NOT allowed.

Encoding of POP:

The encoding of the POP follows the simple rules below. DSP56800 Instruction Encoded As: -----POP <reg> => MOVE X:(SP)-,<reg> POP => LEA (SP)-In the first case, a register is explicitely mentioned, whereas in the second case, no register is specified, i.e., just removing a value from the stack. NOTE: There is no PUSH instruction, but it is easy to write a simple two word macro for PUSH. Encoding of CLR: The encoding for a CLR on anything other than A or B should encode into the following: "move #0,<reg>". Allows the following instructions to be recognized by the assembler: (DD = x0, y0, y1)CLR DD $(F1 = a1, \bar{b}1)$ CLR F1 CLR RR (DD = r0, r1, r2, r3)CLR N Note that no parallel move is allowed with these. Note also that CLR F sets the condition codes, whereas CLR on DD, F1, RR, or N does NOT set the condition codes. Encoding of ENDDO: The ENDDO instruction will be encoded as "MOV HWS, NOREG". Encoding of the Tcc Instruction: The Tcc instruction is somewhat difficult to understand because it's encoding overlays the encodings of some Data ALU instructions when Bit 2 of the opcode is a "1". It is overlayed obviously so that for a particular bit pattern, there is only one unique instruction present. Reference to this can be seen with the "<<Tc>>" entry found within Charts 3 and 4 below. Use the definition "0110 11CC FJJJ 01CZ Tcc JJJ,F [R0->R1]" to encode this instruction. _____ _____ Restrictions: _ _ _ _ _ _ _ _ _ _ _ _ _ _ _ - The HWS register cannot be specified as the loop count for a DO or REP instruction. Likewise, no bitfield operations (BFTSTH, BFTSTL, BFSET, BFCLR, BFCHG, BRSET, BRCLR) can operate on the HWS register. Note, however, that all other instructions which access ddddd, including "move #xxxx,HWS" and TSTW, can operate on the HWS register. - The following registers cannot be specified as the loop count for a DO or REP instruction - HWS, M01, SR, OMR. - The "lea" instruction does NOT allow the (Rn) addressing mode, i.e., it only allows (Rn)+, (Rn)-, (Rn)+N, (Rn+xxxx), (R2+xx), and (SP-xx) Cannot do a bitfield set/clr/change on "ND" register, i.e., the bitfield instruction cannot be immediately followed by an instruction which uses the "N" register in an addressing mode. bfclr #\$1234,n move x:(r0+n),x0 ; illegal - needs one NOP Special care is necessary in hardware loops, where the instruction at LA is followed by the instruction at the top of the loop as well as the instruction at LA+1. Cannot move a long immediate value to the "ND" register. This is because the long immediate move is implemented similar to the bitfield instrs. ; long immediate move #\$1234,n move x:(r0+n),x0 ; ILLEGAL - needs one NOP move #\$4,n ; short immediate, uses ND register move x:(r0+n),x0 ; ALLOWED since uses short immediate - The value "0000000" is not allowed for Bcc. In addition, this same value is not allowed as the relative offset

for a BRSET or BRCLR instruction.

- The value "0" is not allowed for the DO #xx instruction.
- If this case is encountered by the assembler, it should not be accepted. - Jumps to LA and LA-1 of a hardware loop are not allowed. This also applies to the BRSET and BRCLR instructions.
- A NORM instruction cannot be immediately followed by an instruction which uses the Address ALU register modified by the NORM instruction in an addressing mode.
 - norm r0,a

move x:(r0)+,x0; illegal - needs one NOP Special care is necessary in hardware loops, where the instruction at LA is followed by the instruction at the top of the loop as well as the instruction at LA+1.

- Only positive values less than 8192 can be moved to the LC register.
- Cannot REP on any multiword instruction or any instruction which performs a P:() memory move.
- Cannot REP on any instruction not allowed on the DSP56100.
- IF a MOVE or bitfield instruction changes the value in RO-R3 or SP, then the contents of the register are not available for use until the second following instruction, i.e., the immediately following instruction should not use the modified register to access X memory or update an address. This restriction does NOT apply to the N register or the (Rn+xxxx) addressing mode as discussed below.
- For the case of nested looping, it is required that there are at least two instruction cycles after the pop of the LC and LA registers before the instruction at LA for the outer loop.
- A hardware DO loop can never cross a 64K program memory boundary, i.e., the DO instruction as well as the instruction at LA must both reside in the same 64K program memory page.
 Jcc, JMP, Bcc, BRA, JSR, BRSET or BRCLR instructions are not allowed in
- Jcc, JMP, Bcc, BRA, JSR, BRSET or BRCLR instructions are not allowed in the last two locations of a hardware do loop, i.e., at LA, and LA-1. This also means that a two word Jcc, JMP, or JSR instruction may not have its first word at LA-2, since its second word would then be at LA-1, which is not allowed.

Restrictions Removed:

- The following instruction sequence is NOW ALLOWED: move <>,lc ; move anything to LC reg do lc,label ; immediately followed by DO This was not allowed on the 56100 family due to its internal pipeline.
- An AALU pipeline NOP is not required in the following case: move <>,Rn ; same Rn as in following instr move X:(Rn+xxxx),<> ; OK, no NOP required!
<pre>move <>,Rn ; same Rn as in following instr move <>,X:(Rn+xxxx) ; OK, no NOP required!</pre>
In this case, there will NOT be an extra instruction cycle inserted because any move with the X:(Rn+xxxx) or X:(SP+xxxx) addressing mode is already a 3 Icyc instruction.
- An AALU pipeline NOP is not required in the following case: move <>,Rn ; same Rn as in following instr lea (Rn+xxxx) ; OK, no NOP required!
In this case, there will NOT be an extra instruction cycle inserted because any lea with the (Rn+xxxx) or (SP+xxxx) addressing mode is already a 2 Icyc instruction. - An AALU pipeline NOP is not required in the following case:
<pre>move <>,N move X:(Rn+N),<> ; OK, no NOP required!</pre>
<pre>move <>,N move <>,X:(Rn+N) ; OK, no NOP required!</pre>
<pre>move <>,N move <>,X:(Rn)+N ; OK, no NOP required!</pre>
<pre>move <>,N move X:(Rn)+N,<> ; OK, no NOP required!</pre>

In this case, there WILL be an extra instruction cycle inserted

and the assembler will use the ND register, not the N register.