VisualDSP++® 5.0 Update 3 Release Notes

Revision 1.3 June 16, 2008

Table of Contents

Nomenclature	3
Installation	3
Identifying Your VisualDSP++ Version	3
Installing the Update	3
Cloning VisualDSP++	3
Definitions	4
TAR – Tools Anomaly Reference Number	4
New Hardware Support	5
New Processors and Revisions Support	
New System Services and Device Drivers	5
New Examples	6
ADSP-BF527 EZ-KIT Lite Audio Loopback Examples	6
ADSP-BF527 and ADSP-BF548 EZ-KIT Lite Autobaud Examples	
Critical Fixes/Changes	
Use Linker Elimination Options for ADSP-21371/ADSP-21375	7
Customized Linker Description Files (LDFs) Change for ADSP-21371/ADSP-21375	
VDK Internal Memory Code Size Increase for ADSP-21371/ADSP-21375	7
VDK LDF Change for ADSP-21371/ADSP-21375	
SHARC Workaround Informational	7
New Type Header Files for all Processors	7
Boot Code Sources Available for ADSP-BF52x and ADSP-BF54x	8
Changes to Blackfin Idr Source Tree	8
New Blackfin ROM Header API	
Changes to Support MISRA Technical Corrigendum 1	9
Ability to Suppress all MISRA Rules Checking	
TAR 35448 - MCMEN Defined in ADSP-BF54x Definition Header Files	. 10
TAR 34699 - EBIU_AMGCTL Bit Macros in ADSP-BF54x Definition Header Files	. 10
TAR 34700 - HMDMAx_CONTROL Bit Macros in ADSP-BF54x Definition Header Files	
TAR 35154 - SIC_RVECT Removed from Definition Header Files	
TAR 35481 - Fixed Signed CHAR definition	
TAR 33557 – Blackfin 64-bit double modf Result Changed	. 11
Limitations	
VisualDSP++ 5.0 ADSP-BF54x Known Limitations	. 12
VisualDSP++ 5.0 ADSP-BF52x Known Limitations	. 12
Workarounds for Silicon Anomaly 05-00-00371 Required for ADSP-BF54[24789] Rev 0.1	12
TAR 35159 - VDK Thread Stack Space Reduced on TigerSHARC	
TAR 35556 – System Services Caps CCLK for DDR reliability	
Silicon Anomaly Workarounds	

Silicon Anomaly 09000011 (ADSP-2137x)	
Trampoline	17
Anomaly Charts	
Tools Anomalies Addressed	
Known Tools Anomalies	

Nomenclature

In the past, VisualDSP++ updates were labeled by the month and year of their release. In order to improve clarity, updates are now numbered (e.g. Update 1, Update 2, etc).

Installation

This update should only be installed after installing the VisualDSP++ 5.0 base release. If VisualDSP++ 5.0 is not installed, please install it first. Installation on a previous update is fine. If a newer update has already been installed, please do not install this update. This update is not intended to be installed on alpha or beta releases.

Identifying Your VisualDSP++ Version

The VisualDSP++ release and update level can be found in 2 locations:

- 1. In the Control Panel, open the Add/Remove Programs applet.
- 2. In the VisualDSP++ Development Environment, select Help About VisualDSP++.

Installing the Update

Please follow the instructions below for installing this update. Please note that since VisualDSP++ supports having multiple instances installed on a single system, you can install this update on top of one instance while keeping the previous installation.

- 1. Use the Start Menu to navigate to VisualDSP++ "Maintain this installation". By default this is at Start Menu select All Programs Analog Devices VisualDSP++ 5.0.
- 2. Select "Go to the Analog Devices website" and click Next. This will open a window in your web browser.
- 3. Select the appropriate Processor Software Tools Upgrades to match your processor.
- 4. Select and download the desired update (VisualDSP++ 5.0_Update3.vdu) to your hard drive.
- Again, use the Start Menu to navigate to VisualDSP++ "Maintain this installation".
- 6. Select "Apply a downloaded Update" and click Next.
- 7. Browse for the downloaded Update file (VisualDSP++ 5.0 Update3.vdu) and click Next.
- Follow the on-screen prompts to complete installation of this Update.

Cloning VisualDSP++

VisualDSP++ supports cloning of an existing installation. A clone of an installation creates a new instance of a product from an existing installation, rather than from a CD or web software distribution. The use of clones allows you to maintain multiple versions of VisualDSP++ on the same PC at different update levels, and provides a risk-free way to "test" new updates or patches.

To clone your existing installation of VisualDSP++:

- 1. Go to Start->Programs->Analog Devices->VisualDSP++ 5.0 (or equivalent)->Maintain this Installation
- 2. Select "Clone this Installation" and click Next.
- 3. Optionally click Advanced to set the Start menu path.
- 4. Enter the Clone install path and click Next.

Definitions

This section provides definitions for terminology relating to VisualDSP++ and this document

TAR – Tools Anomaly Reference Number

Tools Anomaly Reference Number, or TAR, is used for tracking confirmed defect reports in VisualDSP++.

New Hardware Support

VisualDSP++ updates often include support for new processors, new silicon revisions for existing processors and new EZ-KIT Lite® evaluation systems. In order to support these, minor revisions are made to the tool chain and additional system services and device drivers need to be added. This section describes the new support available in this update.

New Processors and Revisions Support

The Product Bulletin contains the list of new processors available with VisualDSP++ 5.0. Refer to the processor's data sheet and hardware reference manuals for information on system configuration, peripherals, registers, and operating modes.

Update 3 provides support for the following silicon revisions to existing Blackfin® processors:

- ADSP-BF523 silicon revision 0.2
- ADSP-BF525 silicon revision 0.2
- ADSP-BF527 silicon revision 0.2
- ADSP-BF531 silicon revision 0.6
- ADSP-BF532 silicon revision 0.6
- ADSP-BF533 silicon revision 0.6
- ADSP-BF538 silicon revision 0.5
- ADSP-BF539 silicon revision 0.5

There are no new silicon revisions to existing SHARC® or TigerSHARC® processors with Update 3.

New System Services and Device Drivers

The following are now supported by VisualDSP++ 5.0:

Support for on-chip peripherals for the ADSP-BF522, BF524 and BF526 processors

New Examples

ADSP-BF527 EZ-KIT Lite Audio Loopback Examples

VisualDSP++ 5.0 Update 3 includes a new audio loopback example to demonstrate use of the audio codec supplied on the ADSP-BF527 EZ-KIT Lite® evaluation system. It can be found in the following directory:

Blackfin\Examples\ADSP-BF527 EZ-KIT Lite\drivers\AudioCodec\Audio_Loopback

ADSP-BF527 and ADSP-BF548 EZ-KIT Lite Autobaud Examples

VisualDSP++ 5.0 Update 3 includes new examples to demonstrate use of the UART device driver in Autobaud mode supplied on the ADSP-BF527 and ADSP-BF548 EZ-KIT Lite® evaluation systems. They can be found in the following directory:

Blackfin\Examples\ADSP-BF527 EZ-KIT Lite\drivers\UART\Autobaud Blackfin\Examples\ADSP-BF548 EZ-KIT Lite\drivers\UART\Autobaud

Critical Fixes/Changes

This section highlights significant changes due to software anomaly fixes or functional changes.

Use Linker Elimination Options for ADSP-21371/ADSP-21375

The workaround for silicon anomaly 09000011 may generate unused assembly code. To avoid linking this unused assembly code, turn on linker elimination:

- 1. Select *Project Project Options* from the VisualDSP++ menu.
- 2. Select Link Elimination
- 3. Check the box *Eliminate unused objects*
- 4. Click OK

Customized Linker Description Files (LDFs) Change for ADSP-21371/ADSP-21375

Customers using the ADSP-21371 and ADSP-21375 that have non-default customized LDFs may need to make a modification to their LDFs. If the workaround for silicon anomaly 09000011 is required, trampoline code (see definition in *Silicon Anomaly Workarounds*) is placed in section seg_int_code . If not already done, the section seg_int_code should be mapped to internal memory.

VDK Internal Memory Code Size Increase for ADSP-21371/ADSP-21375

As part of the workaround for silicon anomaly 09000011, the time-critical part of VDK has been mapped to <code>seg_int_code</code> instead of <code>seg_pmco</code>. Customers using VDK with the ADSP-21371 and ADSP-21375 will see an increase in the size of the code that is required to be in internal memory.

VDK LDF Change for ADSP-21371/ADSP-21375

Customers that use VDK with the ADSP-21371 and ADSP-21375 must change their LDFs to link TMK-2137x.dlb instead of TMK-213xx.dlb.

SHARC Workaround Informational

A new informational message is generated for PC relative jump instructions:

```
eall30 - Constant offset in JUMP is not recommended. JUMP to a label instead. The assembler has done this for you.
```

The assembler automatically changes PC relative jumps in order to prevent problems with the insertion of anomaly workaround code. You can turn off this message by adding the following to assembly files which generate the warning:

```
.message/suppress 1130;
```

New Type Header Files for all Processors

The following header files have been added for all processors:

stdint.h

ANSI C99 standard conformant header file that defines various integer typedefs.

stdbool.h

ANSI C99 standard conformant header file that defines various boolean related macros.

services types.h

Header file that defines various integer typedefs for use in system services code, some boot kernels and examples.

adi_types.h

Includes stdint.h, stdbool.h and defines other float and char typedefs. For use in generic code that requires a complete set of typedefs such as MISRA conformant applications.

Boot Code Sources Available for ADSP-BF52x and ADSP-BF54x

The Boot Code Sources are now available for the ADSP-BF52x and ADSP-BF54x and can be found in "Blackfin/Idr/Boot ROM".

Changes to Blackfin Idr Source Tree

Prior to VisualDSP++ 5.0 Update 3, there was a single set of Blackfin Boot Kernel sources. With the introduction of the ADSP-BF52x and ADSPBF54x processors, a next generation Boot Kernel was written. VisualDSP++ 5.0 Update 3 contains the sources for both. Two new folders were created within Boot ROM\src:

bk_ad00 contains the "legacy" Boot Kernel sources for the ADSP-BF53x and ADSP-BF561. bk_ad03 contains the "latest generation" Boot Kernel sources, versions 03 and 02

New Blackfin ROM Header API

To better support the on-chip Boot ROM and L1 ROM, the ROM Header API is now defined in bfrom.h.

Location: <install-dir>\Blackfin\include\bfrom.h

C-Versions of Initialization Code

Update 3 includes initialization code examples for the ADSP-BF52x and ADSP-BF54x processor written in C language. Unlike former Blackfin derivatives, such as ADSP-BF53x and ADSP-BF561 devices, the new ADSP-BF52x and ADSP-BF54x processors' initialization code concept is compliant to C-language calling conventions. Therefore, the user has the choice to implement initialization codes in C or assembly language. The examples can be found at:

Blackfin\ldr\init_code\asm The assembly are the legacy versions

Blackfin\ldr\init code\c New C versions

These examples are developed and tested for respective EZ-KIT Lite boards. Customized hardware makes need for modifications likely.

For dynamic power management the initcode examples make use of the bfrom_SysControl() function which is part of the ROM API featured by new processors.

Changes to Support MISRA Technical Corrigendum 1

The document for Technical Corrigendum 1 (TC1) was produced in July, 2007 to clarify and address issues with MISRA-C:2004. The TC1 document describes changes to the original MISRA-C:2004 document. The TC1 document can be downloaded from the MISRA site (http://misra.org.uk). The site requires you to register in order to download the document. Most changes are simple clarifications, although some changes affect the rule violations. What follows is a brief description of the rules, where the rule violations reported will significantly change.

Rule 4.1

The normative text now states that "All hexadecimal-escape-sequences are prohibited".

Rule 10.3

Headline rule changed to "The value of a complex expression of integer type shall only be cast to a type of the same signedness that is no wider than the underlying type of the expression."

This has the effect that casting the type of a complex expression to the same type as the complex expression will not report a rule violation.

Rule 10.4

Headline rule changed to "The value of a complex expression of floating type shall only be cast to a floating type which is narrower or of the same size."

This has the effect that casting the type of a complex expression to the same type as the complex expression will not report a rule violation.

Rule 10.5

The headline rule has not changed but the normative text has changed in respect to a cast.

- A cast is no longer required in all circumstances.
- Bitwise operations do not require a cast if:
 - immediately assigned to an object of the same underlying type
 - used as a function argument of the same underlying type as the operand

• used as a return expression of a function whose return type is the same underlying type as the operand.

Rule 12.6

Additional operators '=, ==, != and ?:' added to the list of operators.

Rule 19.4

C macros can also expand to a string literal.

Ability to Suppress all MISRA Rules Checking

In some code it is necessary to suppress all MISRA checks. New support for #pragma diag has been added to make that easy to do to. For example:

```
#pragma diag(suppress:misra_rules_all:"Misra rules all suppressed because ... ")
```

TAR 35448 - MCMEN Defined in ADSP-BF54x Definition Header Files

A macro for the SPORTx_MCMC2 Multi channel Frame Mode Enable bit has been added to defBF54x_base.h. This file is included by all the platform include files (defBF549.h etc). The new macro is called MCMEN. Any code that defines or uses a macro with the same name will need to be modified to avoid a conflict with the new definition.

The prior definition of a macro for this bit, MCMEM, is deprecated. It should not be used and will not be supported in future releases.

TAR 34699 - EBIU_AMGCTL Bit Macros in ADSP-BF54x Definition Header Files

Two new macros for EBIU_AMGCTL to enable all Async memory banks have been added to defBF54x base.h.

The new macros are defined as follows:

```
#define AMBEN_B0_B1_B2_B3 0x0008 /* Enable Async Memory Banks 0, 1, 2 and 3 */ #define AMBEN_ALL 0x0008 /* Enable All Async Memory Banks */
```

Any code that defines or uses a macro with the same name as these will need to be modified to avoid a conflict with the new definitions.

TAR 34700 - HMDMAx CONTROL Bit Macros in ADSP-BF54x Definition Header Files

Two new macros for HMDMAx_CONTROL bit for source not destination have been added to defBF54x base.h.

The new macros are defined as follows:

```
#define SND 0x80 /* Source/Not Destination */#define nSND 0x0
```

Any code that defines or uses a macro with the same name as these will need to be modified to avoid a conflict with the new definitions.

TAR 35154 - SIC_RVECT Removed from Definition Header Files

The definition of a macro SIC_RVECT has been removed from the various def header files. This macro was incorrectly defined and should not be used.

TAR 35481 - Fixed Signed CHAR definition

The definition of integer type s8 in services.h has been fixed. This could cause backwards compatibility issues if the user relied on it being unsigned.

The following definition:

```
typedef char s8;
```

has been modified to the following:

```
typedef signed char s8;
```

TAR 33557 - Blackfin 64-bit double modf Result Changed

The implementation of the Blackfin 64-bit double precision modf standard C function has been modified to return 0.0 rather than a NaN (Not-A-Number) when the second operand to modf is 0.0. The result in this situation is implementation-defined according to the ANSI C standard. The documentation for the function has always stated that it should return 0.0 for this input.

Limitations

This section highlights known significant limitations

VisualDSP++ 5.0 ADSP-BF54x Known Limitations

The following device drivers will be supported in a future update:

NAND FLASH driver

VisualDSP++ 5.0 ADSP-BF52x Known Limitations

The following device drivers will be supported in a future update:

NAND FLASH driver

Workarounds for Silicon Anomaly 05-00-00371 Required for ADSP-BF54[24789] Rev 0.1

The compiler and assembler workarounds for anomaly 05-00-0371 "Possible RETS Register Corruption when Subroutine Is under 5 Cycles in Duration" are not automatically enabled when building for ADSP-BF54[24789] revision 0.1.

To avoid this issue change the project target to build for revision 0.0 rather than 0.1. Alternatively, build C source for ADSP-BF54[24789] revision 0.1 with switches:

-workaround avoid-quick-rts-371

and build assembly source with switches:

-anomaly-workaround 05000371 -anomaly-detect 05000371

TAR 35159 - VDK Thread Stack Space Reduced on TigerSHARC

An anomaly has been identified in VisualDSP++ for TigerSHARC where the VDK thread stack pointers are not configured correctly during thread creation (TAR 35194). Thread stack space is allocated and the stack pointers are configured so that they point to the end of the stack allocation spaces, as the stacks grow from high to low memory. The issue is that the stack pointers are placed too close to the end of each stack allocation, resulting in up to 8 words of data being corrupted before the start of each thread stack space (higher memory).

The fix correctly configures the stack pointers so that they are further into the thread stack allocation space on creation, 8 words further-in for the J stack and 4 for the K stack. This effectively means that the stacks for each thread will reach their maximum limit slightly sooner than with previous releases.

TAR 35556 - System Services Caps CCLK for DDR reliability

Description: The ADSP-BF54X is the first Blackfin to use double data rate SDRAM (DDR). The first revision of the silicon was tested to 533 MHz @ VDD_INT = (1.25v - 5%). Some applications, with data buffers located in external L3 memory (DDR), had occasional, intermittent data corruption problems at certain combinations of core clock frequency (CCLK) and voltage level (VLEV). The temporary workaround has been to reduce the core clock frequency (CCLK) to 400 MHz, with VLEV set at 1.2 V. The System Services Power Management module caps CCLK and VLEV, as a precautionary measure.

The second revision of ADSP-BF54X silicon is still under evaluation, and the recommendations will soon be available for the CCLK vs. VLEV relationship. In the absence of exact characterization data for the silicon, the System Services Power Management module continues to limit CCLK and VLEV for reliable DDR performance.

If the application is not affected by the intermittent data corruption problem, higher core clock frequencies may be attained using the System Services Power Management command "ADI_PWR_CMD_SET_CCLK_TABLE", described in the Power Management API reference section of the Device Drivers and System Services User Manual in VisualDSP Help. This command overwrites the hard-coded CCLK vs. VLEV values, located in the Power Management source file:

```
Blackfin\lib\src\services\pwr\adi_pwr.c
```

The command "ADI_PWR_CMD_SET_CCLK_TABLE" is passed to the Power Management initialization function, 'adi_pwr_init', to define one such CCLK vs. VLEV relationship. As a general guideline for defining the CCLK vs. VLEV relationship, see table 13 (Core Clock Requirements - 500 MHz, 533 MHz, and 600 MHz Models) in Revision E of the ADSP-BF531/2/3 datasheet, as a general guideline, but note that the ADSP-BF54X is NOT guaranteed for these same values.

Define an array of ADI_PWR_NUM_VLEVS elements (defined in the API header file 'adi_pwr.h') of type unsigned 32 bit integer (u32) which specifies the maximum core clock frequency for the associated voltage level, as shown below.

```
static u32 pwr_cclk_vlev_table [ADI_PWR_NUM_VLEVS] =
    /* ADI_PWR_VLEV_085 */
                             250,
    /* ADI_PWR_VLEV_090 */
                             334.
    /* ADI PWR VLEV 095 */
                             334,
    /* ADI_PWR_VLEV_100 */
                              400.
    /* ADI_PWR_VLEV_105 */
                              400,
    /* ADI_PWR_VLEV_110 */
                              444,
   /* ADI_PWR_VLEV_115 */
                              444.
   /* ADI_PWR_VLEV_120 */
                             500.
   /* ADI_PWR_VLEV_125 */
                             533.
   /* ADI_PWR_VLEV_130 */
                             533
};
```

Create the command pair table to include the command ADI_PWR_CMD_SET_CCLK_TABLE, followed by a pointer to the array, as shown below.

```
ADI_PWR_COMMAND_PAIR PowerInitTable[] = {
{
    ADI_PWR_CMD_SET_PROC_VARIANT, (void*)ADI_PWR_PROC_BF549SBBC1533 },
    { ADI_PWR_CMD_SET_PACKAGE, (void*)ADI_PWR_PACKAGE_MBGA },
    { ADI_PWR_CMD_SET_VDDEXT, (void*)ADI_PWR_VDDEXT_330 },
    { ADI_PWR_CMD_SET_CLKIN, (void*)25 },
    { ADI_PWR_CMD_SET_CCLK_TABLE, (void *) pwr_cclk_vlev_table },
    { ADI_PWR_CMD_END, 0 }
};
```

Pass the command pair table to 'adi_pwr_Init' as shown below.

```
Result = adi_pwr_Init( PowerInitTable );
```

The Power Management Service will then use the CCLK vs. VLEV relationship defined by the array "pwr_cclk_vlev_table", instead of the columns of the array defined in the source file 'adi pwr.c'.

Silicon Anomaly Workarounds

Silicon Anomaly 09000011 (ADSP-2137x)

"Indirect Branches from External to Internal Memory may corrupt the Instruction Cache."

Workarounds for this anomaly have been implemented in the assembler; the default behavior is to apply a workaround. The compiler relies upon the default behavior of the assembler to apply the workarounds. The runtime libraries and VDK have been rebuilt to avoid the anomaly or apply the workarounds, except for code that must be mapped to internal memory. One of the workarounds used by the assembler generates new code in section "seg_int_code" that must be mapped to internal memory. The default Linker Description File (LDF) provided in VisualDSP++ does this already; projects with customized LDFs may require modification to map this section.

The assembler will provide informational messages for each instance of an applied workaround to notify the user about code generated to seg_int_code. When some condition prevents the assembler from applying the workaround, the assembler will produce a descriptive error message instead. The assembler will not apply workarounds to code defined in a section named "seg_int_code".

If a user prefers to adjust their code to avoid the anomaly, specifying "-anomaly-detect 09000011" will cause the assembler to instead produce a warning for each instance of a problematic branch instruction. Specifying "-no-anomaly-workaround 09000011" will suppress all assembler activity for this anomaly.

The assembler will apply one of two identified workarounds depending upon the specific instruction containing an indirect branch. One form of workaround avoids the anomaly by inserting a PC-relative branch around the potentially improperly cached location and inserting a NOP instruction at that location, thus preventing execution of an instruction at the location that could be improperly cached due to the anomaly, at the cost of two words of memory and a branch execution. Each instance of the workaround will produce a message ea2517:

```
[Informational ea2517] ".\BranchAroundCache.asm":24 Applied Workaround for Hardware Anomaly 09000011 Inserted "JUMP(PC,2); nop;" after the instruction following the indirect branch.
```

The second workaround replaces the problematic indirect branch with an indirect branch to a "trampoline" (see definition below) JUMP instruction which will use the same index and modify register as the replaced branch to jump to the original destination of that replaced instruction. To avoid the anomaly, the trampoline JUMP must execute from internal memory. For the simplest type 9 instructions, this workaround avoids the cache corruption at the cost in execution of an additional branch and a maximum of one word of memory per index and modify register pair used in branch instructions. Each instance of the trampoline workaround will produce a message ea2518:

```
[Informational ea2518] ".\myFile.asm":43 Applied Workaround for Hardware Anomaly 09000011 converted the indirect branch to a direct branch to trampoline at label __JUMP_m08i08__
```

The assembler will add the trampoline instructions to the section "seg_int_code'; it will generate that section if necessary. The assembler will emit message ea2519 identifying the trampolines generated. For the message below, the source code contained indirect branch instructions using only I8 and m8:

```
[Informational ea2519] Trampolines generated for Hardware Anomaly 09000011 section name: seg_int_code; trampolines:
__JUMP_m08i08__
```

Each object file in which trampoline workarounds have been applied will contain a section seg_int_code providing the trampolines for the code in that object. Where different objects each contain the same trampoline, the linker will resolve all references to a single instance of the trampoline.

When the assembler fails to apply the workaround, it will produce message 2516. The following series of instructions illustrates one case that will produce this message:

```
CALL (M14, I12) (DB);
i14 = DM(i6, m7);
m7 = PM(i12, m14); // postmodify.
```

When the file is assembled with the workaround enabled, the assembler will produce the following message specifying why neither workaround could be applied:

```
[Error ea2516] ".\trampolineDBerrors.asm":69 Workaround for Hardware Anomaly 09000011 not applied:
Trampoline cannot be used because a delay slot instruction modifies a DAG register used in the branch instruction.
Branch around improperly cached location cannot be used because delayed branch call: cannot insert jump around third location after the call.
```

This workaround may generate unused assembly code. To avoid linking this unused assembly code, turn on linker elimination:

- 1. Select *Project Project Options* from the VisualDSP++ menu.
- 2. Select Link Elimination
- 3. Check the box *Eliminate unused objects*
- 4. Click OK

For more information about this silicon anomaly, please refer to the latest ADSP-21371/ADSP-21375 Silicon Anomaly List.

Trampoline

A trampoline solution is replacing a problematic branch instruction with a direct branch to a location in internal memory containing a branch that uses the index and modify registers of the original, replaced branch instruction.

Anomaly Charts

Tools Anomalies Addressed

The following table is a list of tools anomalies addressed in VisualDSP++ 5.0 Update 3 for which details can be found on the public tools anomaly website. Other tools anomalies have also been fixed in the Update.

Details can be found on the Tools Anomaly Web page. The URL is:

http://www.analog.com/processors/tools/anomalies

Processor	Tools Anomaly		
Family	Report #	Tool	Description
			Extern "C" after
All	34023	Compiler	default_section(ALLDATA,"L1_data") gives error
			default_section pragma doesn't work with
All	34828	Compiler	concatenated strings
			sizeof multi-dimensional array of variable & static
All	34928	Compiler	length array
			VDK Status window shows incorrect message
All	35158	IDDE	channel
		ADspCommon XML	anomalies 05-00-0312 and 05-00-0283 don't apply
Blackfin	35512	Files	to BF52x
Blackfin	35047	Compiler	MISRA rules 10.1.b & 10.2.b incorrectly reported
			int div/mod causes internal compiler error
Blackfin	35122	Compiler	(peephole.c:1472) -O
			Missing boot ROM sources for ADSP-BF52x /
Blackfin	35102	Examples	ADSP-BF54x processors
			ADSP-BF561 internal/external regulator readme
Blackfin	35488	Examples	note incorrect
			Compare does not work for
Blackfin	35178	Flash Programmer	BF527EzFlashDriver_M25P16
			Trying to run VisualDSP++ 5.0 but nothing
Blackfin	34397	IDDE	happens.
			License Server's License Manager reads both
Blackfin	35039	IDDE	license.dat files
			Request to support -p # exclusively for application
Blackfin	29526	Loader	HEX address.
			64-bit fast float mult inaccurate when result close
Blackfin	28489	Run Time Libraries	to denorm
			crtn.doj can be removed from .LDF File without
Blackfin	32319	Run Time Libraries	warning
			Incorrect figures from instrumented profiling using
Blackfin	33761	Run Time Libraries	compiled sim

Blackfin	34699	Run Time Libraries	AMBEN_ALL missing in defBF54x_base.h
			Error in defBF54x_base.h which defines MCMEM,
Blackfin	35448	Run Time Libraries	instead of MCMEN
			memory dma fails for 54x meminit on compiled
Blackfin	34370	Simulator	simulation
			INETD example should not set the user_data_ptr
Blackfin	33007	TCPIP Stack	in the header
			ADSP-BF527 LAN examples fail because of MAC
Blackfin	35276	TCPIP Stack	address in reverse order
			Unable to modify MAC address for Network0 in
Blackfin	34703	TCPIP Wizard	LwIP Project.
			VDK does not reset the contents in memory for
Blackfin	35060	VDK	mempools
			Context switch code may get split between
Blackfin	35254	VDK	memory regions
			#pragma interrupt_complete_nesting causes
SHARC	35205	Compiler	unsafe code
			internal error at bitmatrix.c:81, -restrict-hardware-
SHARC	35245	Compiler	loops 1
			memory access from 0 pre-modified with address
SHARC	35390	Compiler	-0
SHARC	35340	Run Time Libraries	Missing ")" in 212xx/include/def21266.h
			terminate not called when exception thrown
TigerSHARC	34924	Compiler	during handler (TS)
			VDK Thread stack incorrectly configured during
TigerSHARC	35194	VDK	thread creation

Known Tools Anomalies

Details can be found on the Tools Anomaly Web page. The URL is:

http://www.analog.com/processors/tools/anomalies

VisualDSP++® 5.0 Update 2 Release Notes Revision 1.1

2008 February 26

Table of Contents

Nomenclature	2
Installation	2
Identifying Your VisualDSP++ Version	2
Installing the Update	
New Hardware Support	3
New Processors and Revisions Support	
New Emulation Support	
New System Services and Device Drivers	
New Examples	
LCD	4
File System	4
Critical Fixes/Changes	
ADSP-BF522 processor name change	5
Linker error li1040 and .meminit in LDFs - TAR 34071	5
Limitations	6
VisualDSP++ 5.0 ADSP-BF54x Known Limitations	6
VisualDSP++ 5.0 ADSP-BF52x Known Limitations	6
Incomplete ADSP-BF523/BF525/BF527 silicon rev. 0.1 Support - TAR 35224	6
No ADSP-BF523/BF524 Startup Wizard Support – TAR 35164	6
Silicon Anomaly Workarounds	7
ADSP-BF5xx Silicon Anomaly 05-00-0323	7
ADSP-BF5xx Silicon Anomaly 05-00-0371	7
ADSP-BF52x Silicon Anomaly 05-00-0380	8
Invalid SCLK Frequency for ADSP-BF548 at Power Up - TAR 35129	8
Problem Charts	
Problems Addressed	
Known Problems	. 10

Nomenclature

In the past, VisualDSP++ updates were labeled by the month and year of their release. In order to improve clarity, updates will now be numbered (e.g. Update 1, Update 2, etc).

Installation

This update should only be installed after installing the VisualDSP++ 5.0 base release. If VisualDSP++ 5.0 is not installed, please install it first. Installation on a previous update is fine. If a newer update has already been installed, please do not install this update. This update is not intended to be installed on alpha or beta releases.

Identifying Your VisualDSP++ Version

The VisualDSP++ release and update level can be found in 2 locations: In the Control Panel, open the Add/Remove Programs applet. In the VisualDSP++ Development Environment, select Help – About VisualDSP++.

Installing the Update

Please follow the instructions below for installing this update. Please note that since VisualDSP++ supports having multiple instances installed on a single system, you can install this update on top of one instance while keeping the previous installation. Use the Start Menu to navigate to VisualDSP++ "Maintain this installation". By default this is at Start Menu - select All Programs - Analog Devices - VisualDSP++ 5.0. Select "Go to the Analog Devices website" and click Next. This will open a window in your web browser.

Select the appropriate Processor Software Tools Upgrades to match your processor. Select and download the desired update (VisualDSP++ 5.0_Update2.vdu) to your hard drive.

Again, use the Start Menu to navigate to VisualDSP++ "Maintain this installation". Select "Apply a downloaded Update" and click Next.

Browse for the downloaded Update file (VisualDSP++ 5.0_Update2.vdu) and click Next. Follow the on-screen prompts to complete installation of this Update.

New Hardware Support

VisualDSP++ updates often include support for new processors, new silicon revisions for existing processors and new EZ-KIT Lite® evaluation systems. In order to support these, minor revisions are made to the tool chain and additional system services and device drivers need to be added. This section describes the new support available in this update.

New Processors and Revisions Support

The Product Bulletin contains the list of new processors available with VisualDSP++ 5.0. Refer to the processor's data sheet and hardware reference manuals for information on system configuration, peripherals, registers, and operating modes. The following are Blackfin® processors newly supported with Update 2:

- ADSP-BF522* silicon revision 0.0
- ADSP-BF524 silicon revision 0.0
- ADSP-BF526 silicon revision 0.0

The following are newly supported silicon revisions to existing Blackfin® processors with Update 2:

- ADSP-BF523 silicon revision 0.1
- ADSP-BF525 silicon revision 0.1
- ADSP-BF527 silicon revision 0.1

There are no new silicon revisions to existing SHARC® or TigerSHARC® processors with Update 2.

New Emulation Support

The following emulation features are now supported by VisualDSP++ 5.0: Support for the ADSP-BF522*, BF524 and BF526 processors

*Please note that the ADSP-BF522 processor supported in VisualDSP++ 5.0 has been renamed as the ADSP-BF523.

New System Services and Device Drivers

The following are now supported by VisualDSP++ 5.0: Initial System Services Library support for the ADSP-BF522*, BF524 and BF526 processors

*Please note that the ADSP-BF522 processor supported in VisualDSP++ 5.0 has been renamed as the ADSP-BF523.

^{*}Please note that the ADSP-BF522 processor supported in VisualDSP++ 5.0 has been renamed as the ADSP-BF523.

New Examples

LCD

VisualDSP++ 5.0 Update 2 includes a new LCD example to demonstrate use of the LCD supplied on the ADSP-BF527 EZ-KIT Lite® evaluation system. It can be found in the following directory:

Blackfin\Examples\ADSP-BF527 EZ-KIT Lite\drivers\LCD

File System

VisualDSP++ 5.0 Update 2 now includes a File System example for the ADSP-BF527 EZ-KIT Lite® evaluation system similar to the ADSP-BF548 EZ-KIT Lite® evaluation system example. It can be found in the following directory:

Blackfin\Examples\ADSP-BF527 EZ-KIT Lite\services\File System

Critical Fixes/Changes

This section highlights significant changes due to software anomaly fixes or functional changes.

ADSP-BF522 processor name change

The ADSP-BF522 has been renamed as the ADSP-BF523. Support for this new name is available in Update 2 to VisualDSP++ 5.0. Those who already created projects for the BF522 and did not use automatically generated LDF's for the ADSP-BF522 may need to rewrite or modify their LDF's in the future. There is a new ADSP-BF522 processor. Please refer to the datasheet online for clarification: http://www.analog.com/en/epProd/0, ADSP-BF527,00.html

Linker error li1040 and .meminit in LDFs - TAR 34071

The linker has a modification to resolve issues with meminit support (TAR34071) that can expose errors in existing LDFs. The linker issues error li1040 for these problems. This is an example of the linker output:

```
[Error li1040] "C:\Program Files\Analog Devices\VisualDSP5.0\TS\ldf\ADSP-TS101.ldf":204 Out of memory in output section '.meminit' in processor 'p0'. Total of 0x1 \text{ word}(s) were not mapped.
```

The default ADSP-TS101 LDFs had the problem and has been fixed in Update 2 (TAR34273).

Older Blackfin default LDFs also had the problem so user customized LDF based on these older versions of the files may also encounter the error (for example see TAR35101).

The fix for the problem is to remove the .meminit command from the LDF file. This can be done by either deleting it or by guarding it with the __MEMINIT__ pre-processor macro (defined by the linker when meminit support is actually required). For example:

```
#if defined(__MEMINIT__)
   .meminit { ALIGN(4) } >MEM_L1_DATA_A
#endif
```

Limitations

This section highlights known significant limitations

VisualDSP++ 5.0 ADSP-BF54x Known Limitations

The following device drivers will be supported in a future update:

NAND FLASH driver

VisualDSP++ 5.0 ADSP-BF52x Known Limitations

The following device drivers will be supported in a future update:

NAND FLASH driver

Incomplete ADSP-BF523/BF525/BF527 silicon rev. 0.1 Support – TAR 35224

The VisualDSP++ 5.0 Project Target selections will not allow the option to build for the new 0.1 silicon revisions of ADSP-BF523, ADSP-BF525 or ADSP-BF527. Only "Automatic", "none", "0.0" or "any" can be selected. If "Automatic" is selected and you are connected through an emulator to a revision 0.1 part, you will get multiple cc3146 and ea1142 warnings when building your project. To avoid these warnings change the Project Target revision selection to "any".

Full support for these new revisions will be provided in Update 3 of VisualDSP++ 5.0.

No ADSP-BF523/BF524 Startup Wizard Support – TAR 35164

When creating a new project for either the ADSP-BF523 or ADSP-BF524 the startup code page in the project wizard does not appear.

To avoid this problem, create a project for the ADSP-BF527 instead of ADSP-BF523 or a project for the ADSP-BF526 instead of the ADSP-BF524. Full processor support will be available in Update 3.

Silicon Anomaly Workarounds

ADSP-BF5xx Silicon Anomaly 05-00-0323

"Erroneous GPIO Flag Pin Operations under Specific Sequences" anomaly workarounds support has been added.

Include file sys/05000323.h is now supplied with VisualDSP++ 5.0. It contains a group of macros for reading and writing MMRs applicable to this anomaly; if the anomaly applies for the current value of the silicon revision of your target, these macros will ensure that the read or write is safe against anomaly 05-00-0323. When building for parts and silicon revisions that require the anomaly 05-00-0323 workaround, the macro __WORKAROUND_FLAGS_MMR_ANOM_323 is defined at compile, assemble, and link stages. To enable the workaround manually you can define use the - D__WORKAROUND_FLAGS_MMR_ANOM_323 switch. See comments in the new file (<VisualDSP++ 5.0 Install>\Blackfin\include\sys\05000323.h) for further details.

ADSP-BF5xx Silicon Anomaly 05-00-0371

"Possible RETS Register Corruption when Subroutine is under 5 Cycles in Duration" anomaly workarounds support has been added.

The Blackfin C/C++ compiler has been enhanced to include workarounds for anomaly 05-00-0371 "Possible RETS Register Corruption when Subroutine is under 5 Cycles in Duration". The anomaly happens (very rarely) when calling functions with an RTS within 5 instructions from the start of the function. The C/C++ compiler workaround is to avoid generating such functions in the assembly it produces, these would typically result from stub function code. The workaround involves inserting NOP instructions or an unconditional JUMP instruction before the RTS. The JUMP workaround variant is used when optimizing for code-size (-Os) and there would be more than two NOPs otherwise required.

To enable this compiler workaround manually the "-workaround avoid-quick-rts-371" switch can be used. When the workaround is enabled the macro __WORKAROUND_AVOID_QUICK_RTS_371 is defined at compile, assemble and link stages.

The Blackfin assembler has been modified to issue a warning (ea5516) for code that may hit the anomaly and require a workaround to be inserted. An example of this new warning is:

[Warning ea5516] "memchr.asm":39 RTS instruction use may trigger hardware anomaly 05-00-0371. See appropriate Blackfin anomaly lists for more information.

The runtime libraries and VDK support linked when building for impacted parts and silicon revisions have been modified to avoid the anomaly.

ADSP-BF52x Silicon Anomaly 05-00-0380

"Data Read from L3 Memory by USB DMA May be Corrupted"

To workaround this anomaly, the USB Physical Interface Driver employs an intermediate buffer in L1 memory. The larger this buffer, the better the performance. However, the driver that is released with VisualDSP++ 5.0 employs a medium sized L1 buffer of size 8KB, providing 10MB/s read throughput and 0.8MB/s write throughput. These figures represent a 30% decrease in performance compared to the driver implemented for the ADSP-BF548 processor.

Invalid SCLK Frequency for ADSP-BF548 at Power Up – TAR 35129

At power-up, SCLK frequency on ADSP-BF548 EZ-KIT Lite must be set to within 83MHz-133MHz if the stack or heap is located in DDR, or else 'adi_pwr_SetFreq' may fail.

The ADSP-BF548 EZ-KIT Lite is populated with double data rate SDRAM (DDR). There are two types of DDR: mobile and non-mobile. The EZ kit uses non-mobile DDR. The nominal system clock (SCLK) frequency range for non-mobile DDR is 83 MHz to 133 MHz.

The input clock (CLKIN) on the ADSP-BF548 is 25MHz. At reset, the multiplier select (MSEL) value in the PLL control register (PLL_CTL) is decimal 10, while the PLL divider ratio register (PLL_DIV) contains 5. Together these values produce a SCLK value of 50MHz (25 * 10 / 5), which is below the minimum for non-mobile DDR to work properly. Therefore, DDR should not be accessed until after the PLL registers have been set up to produce a system clock frequency in the range of 83 MHz to 133 MHz.

If the stack is located in DDR, then DDR will be accessed as soon as the application starts running, so the PLL must be set up prior to loading and executing the application.

The EZ-KIT Lite is delivered with an application in flash, which sets SCLK to 133MHz. If flash is erased and a new application is programmed into flash, and the new application uses DDR for stack, then prior to loading and executing the new application, the boot kernel should set system clock frequency (SCLK) to a valid frequency, using "Pre-boot" or "Init Code".

If SCLK is out of the valid range while DDR stack activity is taking place, the power management function 'adi_pwr_SetFreq' will fail. This function takes DDR into self refresh mode, to protect external memory while the system clock is adjusted. This is problematic with SCLK at 50 MHz, and stack/heap located in DDR. The function will "hang" under those conditions. If stack/heap is not located in DDR, and no other DDR access is taking place, then the 'adi_pwr_SetFreq' function will succeed in changing the clock frequencies so that subsequently, DDR can be used without problems.

Problem Charts

Problems Addressed

The following table is a list of problems addressed in VisualDSP++ 5.0 Update 2 for which details can be found on the public tools anomaly website. Other problems have also been fixed in the Update.

Details can be found on the Tools Anomaly Web page. The URL is: http://www.analog.com/processors/tools/anomalies

Product Family	Problem Number	Tool	Description
All	33743	IDDE	Dumping empty 21160 core file fails
All	33758	IDDE	trouble opening file in IDDE after adding it to a project
All	34558	Run Time Libraries	snprintf and vsnprintf may write 1 too many chars to the output
All	34720	VDK	Scheduling is disabled after call to DestroyMutex
Blackfin	34809	ADspCommon XML Files	EBSZ Field in EBIU_SDBCTL is 3 bits in BF534/6/7/8/9 Processors
Blackfin	33643	Compiler	keywords such as section cause spurious errors in MISRA mode
Blackfin	32752	Debug Agent	IceTest fails on RoHS EZ-KITs using USB 2.0 HUB
Blackfin	34628	Device Driver	NEC LCD driver broken by a PPI driver change
Blackfin	34668	Emulator	Watchdog timer does not fully reset when reset through emulator
Blackfin	33862	Examples	CDemo Buffer description are incorrect
Blackfin	33942	Examples	BF561 Chained DMA example does not work.
Blackfin	34444	Examples	BF537_SAFP.js does not run to completion
Blackfin	34597	Examples	Problems with BF533 EZ-kit Example 'Video-In'
Blackfin	34368	Flash Programmer	When erasing sector 1 on the BF548 it also erases sector 0
Blackfin	33680	IDDE	Changing project options may overwrite working LDF
Blackfin	34621	IDDE	si-revision any in project options does not work
Blackfin	34259	LDFGen	Start symbol of second user heap in SDRAM has wrong value
Blackfin	34478	Loader	Loader Driver creates incomplete dependency
Blackfin	34317	Run Time Libraries	L2_shared memory, used to map locks etc, can be cached
Blackfin	34487	Run Time Libraries	SYSCR bits not yet updated in defBF52x_base.h
Blackfin	34488	Run Time Libraries	SYSCR bits not yet updated in defBF54x_base.h
Blackfin	34744	Run Time Libraries	meminit support zero init of arrays larger than 64k fails
Blackfin	34291	Simulator	MDMA needs to be supported in BF54x for meminit to work
Blackfin	34319	Simulator	Filling memory with Hex32 format file reads the wrong way
Blackfin	34434	Simulator	"Binary 16 Bit" does not work in memory window.
Blackfin	34742	Simulator	DMA MMRs incorrect in memory/locals/expr windows

Blackfin	33518	System Services	pwr mgmt to facilitate transition from SLEEP
Blackfin	29313	TCPIP Stack	ETHARP_ALWAYS_INSERT option is deprecated in IwIP
Blackfin	34680	VDK	VDK Status window does not display any threads
SHARC	32749	Compiler	slowdown of code using division when build -Os
SHARC	34819	Compiler	USTAT1 and USTAT2 used in compiler generated code
SHARC	29561	Emulator	VisualDSP+ +disconnects if Sport DMA Address reg window is open
SHARC	32810	Emulator	Incorrect display of instructions in external memory on Sharc
SHARC	35013	Emulator	Cannot load 16-bit external memory on 2126x
SHARC	34792	Flash Programmer	ADSP-21375 SPI flash will change from the Atmel to the STMicro
SHARC	33670	Run Time Libraries	SIG_MTM to be defined for 21362/3/4/5/6
SHARC	34727	Run Time Libraries	sinf may return poor results for inputs close to a 2*PI multiple

Known Problems

Details can be found on the Tools Anomaly Web page. The URL is: http://www.analog.com/processors/tools/anomalies

VisualDSP++® 5.0 Update 1 Release Notes Revision 1.1

2008 February 26

Table of Contents

Nomenclature	2
Installation	2
Identifying Your VisualDSP++ Version	2
Installing the Update	
New Hardware Support	
New Processors and Revisions Support	
New Emulation Support	
New System Services and Device Drivers	
New Examples	
Lockbox	5
Getting Started Guide	5
Critical Fixes/Changes	6
ADSP-BF522 processor name change	
Two header files for builtins_support.h files - TAR 33949	6
SSL, USB and DRV libs for ADSP-BF52x not in default LDFs - TAR 34050	6
Default changed for EBIU_SDBCTL for ADSP-BF533 / LDF - TAR 33491	6
Rename MISCPORT register macros in ADSP-BF52x def file – TAR 33835	
Sometimes unable to connect to multiprocessor boards – TAR 33968	7
Limitations	8
VisualDSP++ 5.0 ADSP-BF54x Known Limitations	8
VisualDSP++ 5.0 ADSP-BF52x Known Limitations	
Set memory option fails for NET2272 USB loopback – TAR 34450	8
BF548 EZ-KIT Lite USB drives may need to be formatted – TAR 34633	
File System rename function does not work – TAR 34561	
LCD driver for the BF527 EZ-KIT Lite needs modification	8
LCD Example for the BF527 EZ-KIT Lite is missing	9
USB-LAN EZ-Extender examples may fail	
ADSP-BF5xx Silicon Anomaly 05-00-0245	9
Problem Charts	10
Problems Addressed	10
Known Problems	11

Nomenclature

In the past, VisualDSP++ updates were labeled by the month and year of their release. In order to improve clarity, updates will now be numbered (e.g. Update 1, Update 2, etc).

Installation

This update should only be installed after installing the VisualDSP++ 5.0 base release. If VisualDSP++ 5.0 is not installed, please install it first. If a newer update has already been installed, please do not install this update. This update is not intended to be installed on alpha or beta releases.

Identifying Your VisualDSP++ Version

The VisualDSP++ release and update level can be found in 2 locations: In the Control Panel, open the Add/Remove Programs applet. In the VisualDSP++ Development Environment, select Help – About VisualDSP++. In these locations, VisualDSP++ 5.0 should be visible without any update listed.

Installing the Update

Please follow the instructions below for installing this update. Please note that since VisualDSP++ supports having multiple instances installed on a single system, you can install this update on top of one instance while keeping the previous installation. Use the Start Menu to navigate to VisualDSP++ "Maintain this installation". By default this is at Start Menu - select All Programs - Analog Devices - VisualDSP++ 5.0. Select "Go to the Analog Devices website" and click Next. This will open a window in your web browser.

Select the appropriate Processor Software Tools Upgrades to match your processor. Select and download the desired update (VisualDSP++ 5.0_Update2.vdu) to your hard drive.

Again, use the Start Menu to navigate to VisualDSP++ "Maintain this installation". Select "Apply a downloaded Update" and click Next.

Browse for the downloaded Update file (VisualDSP++ 5.0_Update2.vdu) and click Next. Follow the on-screen prompts to complete installation of this Update.

New Hardware Support

VisualDSP++ updates often include support for new processors, new silicon revisions for existing processors and new EZ-KIT Lite® evaluation systems. In order to support these, minor revisions are made to the tool chain and additional system services and device drivers need to be added. This section describes the new support available in this update.

New Processors and Revisions Support

The Product Release Bulletin contains the list of new processors available with VisualDSP++ 5.0. Refer to the processor's data sheet and hardware reference manuals for information on system configuration, peripherals, registers, and operating modes. The following are Blackfin® processors newly supported with Update 1:

ADSP-BF547 silicon revision 0.1

The following are newly supported silicon revisions to existing Blackfin® processors with Update 1:

- ADSP-BF542 silicon revision 0.1
- ADSP-BF544 silicon revision 0.1
- ADSP-BF548 silicon revision 0.1
- ADSP-BF549 silicon revision 0.1

The following are newly supported silicon revisions to existing SHARC® processors with Update 1:

- ADSP-21367 silicon revision 0.2
- ADSP-21368 silicon revision 0.2
- ADSP-21369 silicon revision 0.2

New Emulation Support

The following emulation features are now supported by VisualDSP++ 5.0: Support for the ADSP-BF52x processors Support for the BF527 EZ-KIT Lite and onboard debug agent Flash programming for the BF527 EZ-KIT Lite for STMicroelectronics M25P16 and STMicroelectronics M29W320

New System Services and Device Drivers

The following are now supported by VisualDSP++ 5.0: Full System Services Library support for the ADSP-BF522, BF525 and BF527 processors

Device Drivers for the ADSP-BF54x processors

USB Mass Storage OTG Host

Device Drivers and Middleware for the BF548 EZ-KIT Lite

AD1980 AC-97 Codec Driver for the BF548 EZ-KIT Lite

Added SD Write Capability

Device Drivers and Middleware for the ADSP-BF52x processors

PPI

SPI

SPORT

UART

TWI

Rotary Counter

Integrated Stereo Audio Codec

Background Telemetry

USB Mass Storage Device

USB Mass Storage OTG Host

FAT File System

Ethernet

LwIP

Device Drivers for the BF52x EZ-KIT Lite

LCD

Touch Screen controller

Keypad

Library and Examples to support the SHARC USB EZ-Extender with the ADSP-2137x processors

New Examples

Lockbox

The ADSP-BF52x and BF54x processors include the new Secure Lockbox Technology (http://www.analog.com/processors/blackfin/lockboxSecureTechnology.html) for Blackfin. Lockbox enables secure execution by providing a secure mode of operation in which only trusted code is allowed to execute. Two new examples have been added to demonstrate this technology. They can be found in the following examples:

Blackfin\Examples\ADSP-BF527 EZ-KIT Lite\lockbox Blackfin\Examples\ADSP-BF548 EZ-KIT Lite\lockbox

Getting Started Guide

The Getting Started Guide for the BF548 EZ-KIT Lite has been added. This includes 8 easy to use and well documented examples. The examples can be found at the following location:

Blackfin\Examples\ADSP-BF548 EZ-KIT Lite\Getting Started Examples

The documentation can be found in the Hardware Tools Manual under EZ-KIT Lite Evaluation Systems.

Critical Fixes/Changes

This section highlights significant changes due to anomaly fixes or functional changes.

ADSP-BF522 processor name change

The ADSP-BF522 has been renamed as the ADSP-BF523. Support for this new name will be available in a future update. Those who already created projects for the BF522 and did not use automatically generated LDFs for the ADSP-BF522 may need to rewrite or modify their LDF files in the future.

Two header files for *builtins_support*.h files – TAR 33949

The Blackfin/include/builtins_support.h include file was erroneously part of the VisualDSP++ 5.0 base release. It has been removed in Update 1. If you were including it explicitly in your application source you should <builtins.h> instead.

SSL, USB and DRV libs for ADSP-BF52x not in default LDFs – TAR 34050

The default and generated LDF files for the ADSP-BF52x parts now explicitly link against the system services (libssl527y.dlb), device drivers (libdrv527y.dlb) and USB (libusb527y.dlb) libraries. If you were using Alpha releases of these libraries you would have required project or LDF modifications to link with them. These changes will no longer be required when using default and generated LDFs and should be undone.

Default changed for EBIU_SDBCTL for ADSP-BF533 / LDF – TAR 33491

The default LDFs for ADSP-BF533 prior to Update 1 only populated 32MB of SDRAM (when enabled) unless macro EZKIT_SDRAM_64MB was defined in which case 64MB was used. This has changed in Update 1 to make use of the 64MB SDRAM that is on revisions 1.7 and above of the ADSP-BF533 EZ-KIT Lite. The LDFs now default to use 64MB of SDRAM and for revisions 1.6 of the EZ-KIT Lite and below macro EZKIT_SDRAM_32MB can be defined to revert to using 32MB.

Rename MISCPORT register macros in ADSP-BF52x def file - TAR 33835

Register name changes in the ADSP-BF52x Hardware Reference Manual have also resulted in macro name changes in the various ADSP-BF52x def and cdef headers in \Blackfin\include.

MISCPORT_DRIVE / pMISCPORT_DRIVE
MISCPORT_SLEW / pMISCPORT_SLEW
MISCPORT HYSTERISIS / pMISCPORT HYSTERISIS

are replaced with:

NONGPIO_DRIVE / pNONGPIO_DRIVE NONGPIO_SLEW / pNONGPIO_SLEW NONGPIO_HYSTERESIS / pNONGPIO_HYSTERESIS

Sometimes unable to connect to multiprocessor boards – TAR 33968

If a multiprocessor board contains a processor with an unknown silicon revision, the target could not connect in a multi-processor session. This issue has been resolved in this update.

Limitations

This section highlights known significant limitations

VisualDSP++ 5.0 ADSP-BF54x Known Limitations

The following device drivers will be supported in a future update:

NAND FLASH driver

VisualDSP++ 5.0 ADSP-BF52x Known Limitations

The following device drivers will be supported in a future update:

NAND FLASH driver

Set memory option fails for NET2272 USB loopback – TAR 34450

The following examples fail after executing the set memory "hostapp –s" when any other option is run:

\Blackfin\Examples\USB-LAN EZ-EXTENDER\USB\bulk_loopback_app \Blackfin\Examples\USB-LAN EZ-EXTENDER\USB\bulk_redirect_io_app

BF548 EZ-KIT Lite USB drives may need to be formatted – TAR 34633

Before using the USB drives, build and run the format utility found here:

Blackfin\Examples\ADSP-BF548 EZ-KIT Lite\Services\File System\HardDisk\HardDiskFormat

File System rename function does not work – TAR 34561

The adi fss FileRename function fails to rename files within the same partition.

LCD driver for the BF527 EZ-KIT Lite needs modification

The ADSP-BF527 EZ-KIT Lite LCD requires that there be at least a 2 PPI CLK delay between the enabling of the frame and horizontal sync signals. In the following 3 files, insert the following lines at the specified:

Blackfin\lib\src\drivers\adc\adi_ad7674.c - line 898 ppi fs data.enable delay = 0;

Blackfin\lib\src\drivers\lcd\adi lcd.c - line 504

FsTmrBuf.enable_delay = 0;

Blackfin\lib\src\drivers\lcd\nec\adi_nl6448bc33_54.c - line 477 FsTmrBuf.enable_delay = 0;

LCD Example for the BF527 EZ-KIT Lite is missing

There is no example for the ADSP-BF527 EZ-KIT Lite LCD. LCD Drivers exist, but there is no example project on how to use it. This will be available in a future Update.

USB-LAN EZ-Extender examples may fail

When using BF561 EZ-KIT Lite rev 2.0 or 2.1 with ADSP-BF561 revision 0.5 silicon in conjunction with the USB-LAN EZ-Extender, USB and LAN examples may fail to run. To avoid this problem, reduce the SCLK to 100 MHz or lower. To avoid this problem, make the following changes:

On line 105 in Blackfin\Examples\USB-LAN EZ-EXTENDER\USB\bulk_loopback_app\usb_ezkit_utils.c: #define SCLK 100000000

On line 105 in Blackfin\Examples\USB-LAN EZ-EXTENDER\USB\bulk_redirect_io_app\usb_ezkit_utils.c: #define SCLK 100000000

On line 105 in Blackfin\Examples\USB-LAN EZ-EXTENDER\USB\mass_storage_app\usb_ezkit_utils.c: #define SCLK 100000000

ADSP-BF5xx Silicon Anomaly 05-00-0245

The 05-00-0245 anomaly causes hardware errors on speculative loads. The tools workarounds for this anomaly is not enabled for all parts and revisions which are impacted by the anomaly. The missing parts and revisions are:

ADSP-BF54x - all revisions ADSP-BF52x - revision 0.0 ADSP-BF561 - revision 0.5 ADSP-BF53[123] - revision 0.5

If you enable hardware errors in your application, and are building for one of these parts and revisions you can avoid the 05-00-0245 related hardware errors in the following ways:

Adding "-workaround speculative-loads" to the compiler additional options to enable the compiler workaround when building C and C++ source.

For ADSP-BF53[123] and ADSP-BF561 parts building for silicon revision 0.4 (rather than 0.5) will avoid the anomaly in the compiler generated code and system libraries.

Problem Charts

Problems Addressed

The following table is a list of problems addressed in VisualDSP++ 5.0 Update 1 for which details can be found on the public tools anomaly website. Other problems have also been fixed in the Update.

Product	Problem	Tool	Description
Family	Number		
Blackfin	33976	ADspCommon XML Files	Wrong breakout width for BF52x EBSZ bit field of EBIU_SDBCTL reg
Blackfin	28492	Compiler	csqu_fr16 should be using saturating fractional operations
Blackfin	33786	Compiler	Use of -overlay can result in compiler assert (bitset.c:67)
Blackfin	33963	Compiler	Compiler doesn't count inline asm length towards size of hw loop
Blackfin	33403	CRTGen	Generated cplbtab file unusable
Blackfin	33405	CRTGen	CPLB_D_PAGE_MGMT used indiscriminately in gen'd BF535 cplbtab
Blackfin	33808	Emulator	BF533 POST: Release mode sets Loader width to 8 bit
Blackfin	33803	Examples	ADSP-BF537\Drivers\UART\AutoBaud readme has no jumper settings
Blackfin	34185	Examples	The host side of the Inetd does not build for release build
Blackfin	34198	Examples	USB-LAN EZ-Extender board examples may fail to run correctly
Blackfin	34061	Flash	Error in ReadData for BF548 flash driver
		Programmer	
Blackfin	33049	IDDE	Loading DWARF3 debugging information may crash VisualDSP++
Blackfin	31695	LDF	data1 is mapped before L1_bsz
Blackfin	34059	LDF	p1 and -p2 do not work with default LDFS (5.0)
Blackfin	33652	LDFGen	Stack in mem covered by cplb data table entry in WB mode problem
Blackfin	33722	LDFGen	Two output sections with the same name are generated
Blackfin	33178	Run Time Libraries	Remove NWIDTH in NFC_CTL bit definitions for ADSP-BF52x devices
Blackfin	33654	Run Time Libraries	DSP library function conv2d3x3_fr16() based on wrong algorithm
Blackfin	33733	Run Time Libraries	Disable_data_cache() does not work
Blackfin	33744	Run Time Libraries	Incorrect macro names for HOSTDP masks in BF52x/BF54x headers
Blackfin	33792	Run Time	Remove PORT_MUX from ADSP-BF52x def/cdef headers
Blackfin	33825	Libraries Run Time Libraries	PPI_STATUS missing bit masks for ADSP-BF52x
Blackfin	33835	Run Time Libraries	Rename HYSTERESIS / MISCPORT_* register macros in ADSP-BF52x hdr

Blackfin	33901	Run Time Libraries	Including before "vdk.h" will result in an error
Blackfin	34112	Run Time Libraries	BF561 - Memory Initializer will not initialize external SDRAM
Blackfin	33627	TCPIP Stack	Corrupted BF537 EZ-KIT proj LAN\Host\FILESERVER\FileServer.dsp
Blackfin	33843	TCPIP Stack	BF USB LAN Extender Examples and library do not work
SHARC	33968	Emulator	Unable to connect to Multi-processor boards
SHARC	33938	Hardware Board	21369 EZ-KIT Lite SPI Flash support changing
SHARC	33671	Run Time Libraries	MTM registers missing from cdef21364.h
SHARC	34118	Run Time Libraries	CYCLE_COUNT_* macros can give wrong results with optimization
SHARC	33887	Simulator	Reg modify then write to ext mem writes old reg value
TigerSharc	28363	Compiler	Functions with #pragma weak_entry can be inlined
TigerSharc	32429	Compiler	Internal error: diag_message: missing string substitution
TigerSharc	34022	VDK	VDK API level check can cause false positive Kernel Panic

Known Problems

VisualDSP++® 5.0 Release Notes 2007 August 28

Table of Contents

VisualDSP++ 5.0 Documents	2
Release Notes	2
Product Release Bulletin	2
Documentation Set	2
Licensing Guide	2
ADI ELF Documentation	2
Problem Reports	3
Project Upgrades	
VisualDSP++ 5.0 .dpj Projects Have New Format	3
Project Wizard Template Changes – Blackfin	
Processor-Specific Release Notes	
New Blackfin Processor Support	
VisualDSP++ 5.0 ADSP-BF54x Known Limitations	4
VisualDSP++ 5.0 ADSP-BF52x Support	4
VisualDSP++ 5.0 ADSP-BF52x Known Limitations	5
Compiler Release Notes	
Compiler Assumes Strong Alignment of Global Arrays / TAR 33540	5
Simulator Release Notes	
Limitations Blackfin	5
System Services Release Notes – Blackfin	7
Silicon Anomaly (05-00-0311)	
SDH Driver Corrupts Directory Structures for Write Operations / TAR 33464	7
adi_pwr_SetPowerMode() Does Not Help Transition from SLEEP / TAR 33518	7
File System Corruption When Number of Files Exceeds One Cluster / TAR 33677	' 8
Additional System Service Library Documentation	
Device Driver Release Notes - Blackfin	8
Additional Device Driver Documentation	8
Emulator Release Notes	
Customizing XML Register Reset Values	
Noteworthy VisualDSP++ 4.5 Update Changes	
Incorrect Memory Mapping for ADSP-21375 / TAR 31816	
Former Workaround for 05-00-0311 is Not Safe – Blackfin TAR 32344	
Problem Charts	
Problems Addressed	12
Known Problems	14

VisualDSP++ 5.0 Documents

Release Notes

This document provides the Release Notes for the VisualDSP++® 5.0 release.

Product Release Bulletin

Your primary source of information for the VisualDSP++ 5.0 Release is the Product Release Bulletin manual in .pdf format that accompanies this release.

Documentation Set

The complete set of documentation in .pdf format is provided on the VisualDSP++ Installation CD. The manuals are available in .chm online Help format in the installation.

Additional information is available online in the Technical Library:

http://www.analog.com/processors/technicalSupport/technicalLibrary

Licensing Guide

The VisualDSP++ 5.0 Licensing Guide is a new document that describes how to manage your license for VisualDSP++ software. For users who purchase floating licenses, the guide describes the VisualDSP++ Floating License Server.

Note: The Licensing Guide does not describe versions of VisualDSP++ licensing prior to VisualDSP++ 5.0. For information about older versions, refer to:

Help -> Contents -> Assistance -> Software License Management.

The VisualDSP++ License Installation Procedure is also available on the Analog Devices Web site on the "Upgrades Archives" page, available at:

http://www.analog.com/processors/tools/updates

ADI ELF Documentation

If you have tools that consume the ELF object files produced by VisualDSP++, the following document will be of interest. Most VisualDSP++ 5.0 users need not be concerned with this level of detail.

VisualDSP5_0_ADI_ELF_Changes.pdf

The ADI ELF document covers the most recent changes in the ADI ELF since VisualDSP++ 4.5 was released. Updated versions of the complete ADI ELF ABI specification (general and processor-specific) are available from Customer Support by request.

Problem Reports

Charts summarizing the problems fixed in this release and the known open problems are included at the end of this document.

Project Upgrades

We recommend working with a copy of your existing applications when first upgrading to the VisualDSP++ 5.0 release. The upgrade will change existing *.dpj projects and in some instances, the Project Wizard will prompt for regeneration of the LDF and startup code. These upgrade changes are covered in more detail in the following two subsections.

VisualDSP++ 5.0 .dpj Projects Have New Format

The format of VisualDSP++ .dpj projects has changed from previous releases and the new VisualDSP++ 5.0 format is not backwardly compatible. At the time VisualDSP++ 5.0 reads an older generation project, the IDDE will provide a pop-up asking if it can convert the project to the new format. It will save the pre-existing version in 'MyProject.dpj'.

If you would like to keep working with VisualDSP++ 4.5 without any changes to your application and/or projects, make a copy of your application for use with the VisualDSP++ 5.0 version.

Project Wizard Template Changes – Blackfin

If you have a project that was generated with the Project Wizard, loading the project after installing VisualDSP++ 5.0 may result in a pop-up requesting regeneration of the code/LDF.

Regeneration affects three files:

- 1. LDF
- 2. basiccrt.s
- 3. heaptab.c

After regeneration, you will be current with the latest improvements in the templates.

If you would like to keep working with VisualDSP++ 4.5 without any changes to your application and/or projects, follow the recommendation in the previous section and make a copy of your application for use with VisualDSP++ 5.0.

Project Wizard template changes include:

- TAR 31346: Shared data, locks, etc. need to be non-cached
- TAR 31938: inputs sections for tables require FORCE_CONTIGUITY
- TAR 32725: Workaround comment incomplete in generated LDFs

TAR 31346: dual-core (ADSP-BF561) applications, in order for shared data and locks to be correctly accessed by each core, that data must not be allowed to be cached. It has been the case that LDFs and CPLB tables generated by the Project Wizard did not respect that requirement. That problem has been fixed.

TAR 31938: The linker will not guarantee contiguous placement of sections unless the FORCE_CONTIGUITY operator is used. If you have table inputs in your LDF that require contiguous placement, these should be mapped in a separate memory output section using FORCE_CONTIGUITY. In VisualDSP++ 5.0 the default LDFs have been modified to reflect this. More information on the FORCE_CONTIGUITY can be found in the "Linker and Utilities" manual.

TAR 32725: In LDFs generated by the Project Wizard, there is a particular section of code that works around two silicon anomalies: 05-00-0189 and 05-00-0310. However, the comment for that section of code only mentions 05-00-0189. If a user believes that 05-00-0189 does not apply, the user may remove that section of code, only to run into problems because 05-00-0310 does indeed apply. To avoid this possibility, the comment for that section of code has been corrected.

Processor-Specific Release Notes

New Blackfin Processor Support

The Product Bulletin contains the list of new processors available at VisualDSP++ 5.0. Refer to the processor's data sheet and hardware reference manuals for information on system configuration, peripherals, registers, and operating modes. The following are new Blackfin® processors:

- ADSP-BF542, ADSP-BF544, ADSP-BF548, ADSP-BF549
- ADSP-BF522, ADSP-BF525, ADSP-BF527

Ignore any mention of the ADSP-BF541. It does not exist, but is reserved for future use and references to it may appear in some places.

VisualDSP++ 5.0 ADSP-BF54x Known Limitations

The following device drivers are not yet available:

- NAND
- Mass Storage Host (USB)

VisualDSP++ 5.0 ADSP-BF52x Support

Emulator support and the EZ-KIT Lite® debug agent are provided for the ADSP-BF52x parts. VisualDSP++ 5.0 provides the tools required to build and debug ADSP-BF52x code.

The ADSP-BF522/ADSP-BF525/ADSP-BF527 Blackfin Embedded Processor Preliminary Data Sheet is located here:

VisualDSP++ 5.0 ADSP-BF52x Known Limitations

These are the known limitations specific to the new Blackfin ADSP-BF52x processors:

- The System Service Libraries are not yet available
- The Device Driver Libraries are not yet available
- LwIP support is not yet available
- ADSP-BF527 EZ-KIT Lite example set is not yet available
- The Blackfin ADSP-BF52x Hardware Reference Manuals are not included in VisualDSP++ 5.0
- No online help for the ADSP-BF52x Hardware Reference Manuals

Compiler Release Notes

Compiler Assumes Strong Alignment of Global Arrays / TAR 33540

For performance reasons, the compiler explicitly aligns arrays at global scope, which allows the compiler to vectorize accesses to the array. For example:

```
char glob_array[BYTECOUNT] = { /* data */ }; // aligned on a 4-byte boundary.
```

The compiler assumes that externally-defined arrays will also be aligned in this manner:

```
extern char ext_array[]; // compiler assumes aligned on a 4-byte boundary.
```

If such arrays are defined in other C files, this will be the case. If, however, you define such arrays in assembly source, you must ensure that they are suitably aligned, otherwise run-time exceptions are possible.

For example:

```
.GLOBAL _unsafe_array;
.TYPE _unsafe_array,STT_OBJECT;
.BYTE _unsafe_array[100]; // no alignment - misaligned access possible
.ALIGN 4;
.GLOBAL _safe_array;
.TYPE _safe_array,STT_OBJECT;
.BYTE _safe_array[100]; // 4-byte aligned - access is safe
```

Simulator Release Notes

Limitations -- Blackfin

The following is a list of supported peripherals in the Blackfin simulators:

Core Peripherals

All Blackfin Processors:

- Data Cache & SRAM Memory
- Instruction Cache & SRAM Memory
- Event/Interrupt Controller Registers
- Core Timer Registers
- Trace Buffer Registers
- Watchpoint Control Registers
- Performance Monitor Registers

System Peripherals

All Blackfin processors:

- PLL Registers
- CHIPID
- RTC Registers
- System Timers
- System Interrupt Controller (SIC)
- DMA
- MDMA
- UART
- SPORT

ADSP-BF535 also includes:

- SYSCR
- Watch Dog Timer
- PCI
- GPIO
- SPI

All Blackfin Processors NOT including the ADSP-BF535 also have:

- PPI
- EBIU Full MMR support on MP Processors. Single Core only has SRAM support

Note: The ADSP-BF54x processors have a limited list of Core and System peripherals that are supported:

- Data Cache & SRAM Memory
- Instruction Cache & SRAM Memory
- Event/Interrupt Controller Registers
- Core Timer Registers

- Trace Buffer Registers
- Watchpoint Control Registers
- Performance Monitor Registers
- PLL Registers
- CHIPID
- RTC Registers

System Services Release Notes - Blackfin

Silicon Anomaly (05-00-0311)

The previous compiler workaround for this anomaly has been deemed unsafe and removed from this release. As such the Programmable Flag service no longer relies on the compiler to workaround this anomaly. Therefore in this VisualDSP++ 5.0 release, the Programmable Flag service, in conjunction with the Interrupt Manager service, collectively workaround this anomaly in a safe fashion. All versions of the System Service Libraries for Blackfin processors that could potentially be affected by this anomaly inherently work around the anomaly. Users of the System Services do not need to take any action other than simply linking with the appropriate System Services library as usual. Users of the System Services do not need to include the file "sys/05000311.h" nor do they need to use the FIO_ANOM_0311_XXX macros (unless they are accessing the flag MMRs directly).

See below: "Noteworthy VisualDSP++ 4.5 Update Changes: 05-00-0311" section for further details.

SDH Driver Corrupts Directory Structures for Write Operations / TAR 33464

The Secure Digital Host (SDH) driver is currently only cleared for read-only access to SD cards inserted into the SD slot on the ADSP-BF548 EZ-KIT Lite development board.

Note: This problem has been identified as a symptom of anomaly 05-00-0340 that is planned to be fixed in Rev 0.1 silicon.

adi_pwr_SetPowerMode() Does Not Help Transition from SLEEP / TAR 33518

The Blackfin System Services power management function <code>adi_pwr_SetPowerMode()</code> does not currently support a transition from SLEEP or DEEP SLEEP into any other mode. Upon wakeup from SLEEP or DEEP SLEEP, a call to <code>adi_pwr_SetPowerMode()</code> will fail. The function was not written to support either of these transitions is because upon wakeup, the processor transitions automatically from SLEEP or DEEP SLEEP into the FULL_ON or ACTIVE mode, depending on the status of the BYPASS bit, so it was assumed that this function call was not necessary. This assumption was correct with regard to the transition from DEEP SLEEP. But the problem is that when transitioning from SLEEP, the STOPCK bit is NOT automatically cleared, the same way it is cleared

upon wakeup from DEEP SLEEP. The core clock is enabled, but the STOPCK bit does not reflect this. The application must explicitly clear the STOPCK bit upon wakeup to resume running, or else a subsequent read-modify-write of PLL_CTL followed by the IDLE sequence can put the processor back to sleep.

In VisualDSP++ 5.0 Update 1, the *adi_pwr_SetPowerMode()* function will be modified to facilitate the transition from SLEEP mode to ACTIVE or FULL-ON mode. The function will update the appropriate register values to complete the transition from SLEEP mode.

As a workaround, the following code can be used clear the STOPCK bit manually, upon wakeup from the SLEEP mode, enabling the application to resume successfully:

```
u16 PLLCtlVal = *pPLL_CTL;
PLLCtlVal &= 0xFFF7;
*pPLL_CTL = PLLCtlVal;
```

A subsequent call to *adi_pwr_GetPowerMode()* will then reflect the correct power mode.

File System Corruption When Number of Files Exceeds One Cluster / TAR 33677

A known issue with the ADI FAT File System Driver is that when more file entries are created in a directory than there is space available with one cluster directory, corruption may occur as subsequent clusters are not zeroed before use. For the hard disk attached to the ADSP-BF548 EZ-KIT Lite development board, formatted as a 32GB FAT 32 partition, this limitation equates to 512 short name (8.3) entries per cluster. Please note that deleting files does not alleviate the issue.

Additional System Service Library Documentation

In the VisualDSP++ 5.0 installation directory, is a subdirectory called ".../Blackfin/docs/services". This subdirectory contains updated documentation for the EBIU and Dynamic Power system services. In addition, this subdirectory contains new documentation for the File System Service and the Real-Time Clock service.

Device Driver Release Notes – Blackfin

Additional Device Driver Documentation

In the VisualDSP++ 5.0 installation directory, is a subdirectory called ".../Blackfin/docs/drivers". This subdirectory contains detailed documentation for each

device driver. Within each subdirectory is detailed information describing each driver including the dataflow methods it supports, command IDs, return codes, configuration issues, etc.

Included in the USB documentation subdirectory is a porting guide document. This document describes the application changes necessary to migrate an application using the USB device driver provided in VisualDSP++ 4.5 to the newer USB driver provided with VisualDSP++ 5.0. It is very strongly recommended that all USB users refer to this document.

Emulator Release Notes

Customizing XML Register Reset Values

The **Use XML Reset Values** target option relies on the register reset definitions defined in the XML files in the *<install-dir-5.0>\System\ArchDef* directory. The list of register names and reset values are extracted from the XML block:

<register-reset-definitions>

</register-reset-definitions>

that is located within the XML files for that processor's EZ-KIT Lite. For the TigerSHARC® processors, the register resets are located in the ADSP-TS*-resets.xml files. For the Blackfin® and SHARC® processors, the register resets are located within the *-proc.xml files.

In previous releases, the only method for overriding the XML reset values for custom boards was to edit the system XML files directly. If you had more than one custom board, you needed to rename the XML file to a known processor name prior to use.

At VisualDSP++ 5.0, you no longer need to make edits to the XML register resets in the shipped versions or manage multiple boards by renaming files. The new Custom Board Support includes a feature that enables you to specify register reset values for your custom boards in separate XML files, with names and locations of your choice. For details, refer to "Custom Board Support" within "Graphical Environment" in the VisualDSP++ 5.0 online Help.

Noteworthy VisualDSP++ 4.5 Update Changes

If you have kept current to the VisualDSP++ 4.5 2007 June update, skip this section.

Incorrect Memory Mapping for ADSP-21375 / TAR 31816

TAR 31816: Incorrect memory mapping for ADSP-21375

The memory map for the ADSP-21375 SHARC processor has been corrected

throughout the tools, including the linker and the default LDFs. This was fixed in the VisualDSP++ 4.5 June update. There are three consequences to these changes:

- 1) Any LDF that is heavily derived from a default LDF of a version of VisualDSP++ prior to the VisualDSP++ 4.5 June update may result in linker error el2011 "Invalid memory range and/or width for memory" when linking. In this situation, the LDF must be corrected to reflect the actual memory map of the ADSP-21375 target.
- 2) Any application that uses the default LDF and more memory than is available on the ADSP-21375 part memory map will cause linker errors li1040 "Out of memory in output section". In previous Updates the link of such applications may have succeeded. In this situation it will be necessary to reduce memory usage or build for a part with more memory available.
- 3) Out of the box, the VDK-21375.ldf will get a linker error li1040 for "Out of memory in output section 'seg_pmco' in processor". VDK is too large for the ADSP-21375 to fit in internal memory. To use VDK in an ADSP-21375 processor, external memory must be used.

The data sheets for these parts have corrected memory map information and can be downloaded from www.analog.com by doing a search for the required part number (e.g. ADSP-21375).

Former Workaround for 05-00-0311 is Not Safe – Blackfin TAR 32344

TAR 32344: Former workaround for 05-00-0311 is not safe

New information regarding anomaly 05-00-0311 has moved the scope of this anomaly beyond the realm of a VisualDSP++ Blackfin compiler workaround and into the region of application-specific behavior.

In the VisualDSP++ 4.5 February 2007 Update, the Blackfin compiler, runtime, VDK and SSL libraries automatically included a new workaround for hardware anomaly 05-00-0311. The VisualDSP++ 4.5 February 2007 Update C/C++ compiler also automatically enabled this workaround when building for parts and silicon revisions that require it.

New information about anomaly 05-00-0311 reveals that it is necessary to temporarily disable interrupts during MMR accesses, which is a decision the compiler should not be making as it could be disabling interrupts for far too long or during a critical moment when the code relies on receiving one. For this reason, the implementation of the workaround was changed for the VisualDSP++ 4.5 June 2007 Update.

In the VisualDSP++ 4.5 June 2007 Update, the Blackfin compiler, runtime, VDK and SSL libraries no longer workaround hardware anomaly 05-00-0311. Instead, an include

file called sys/05000311.h is supplied and contains a group of macros for reading and writing the MMRs; if the anomaly applies for the current value of the silicon revision of your target, the macro will ensure that the read or write is safe against anomaly 05-00-0311.

When building for parts and silicon revisions that require the anomaly 05-00-0311 workaround, the macro __WORKAROUND_FLAGS_MMR_ANOM_311 is defined at compile, assemble, and link stages.

05-00-0311

Anomaly 05-00-0311 is seen when an access of a System MMR Flag register is followed by an access of a specific MMR. The result of the anomaly can be that flag pins configured as outputs that are "set" can erroneously transition to "clear". The anomaly impacts all revisions of ADSP-BF53[123] and ADSP-BF561 parts.

Given some sample application code, such as:

```
int accessMMR()
{
    unsigned short w, x, y, z;
    x = *pFIO_FLAG_D;
    y = *pFIO_MASKA_D;
    z = x & y;
    *pFIO_FLAG_C = z;
    w = *pFIO_EDGE;
    *pFIO_DIR = 0;
    ...
}
```

The anomaly-safe code would be:

```
#include <sys/05000311.h>
...
int accessMMR()
{
    unsigned short w, x, y, z;
    FIO_ANOM_0311_FLAG_R(x, pFIO_FLAG_D);
    FIO_ANOM_0311_MASKA_R(y, pFIO_MASKA_D);
    z = x & y;
    FIO_ANOM_0311_FLAG_W(z, pFIO_FLAG_C);
    FIO_ANOM_0311_EDGE_R(w);
    FIO_ANOM_0311_DIR_W(0);
    ...
}
```

Note: System Service Libraries are anomaly safe for 05-00-0311. See above: "System Services Release Notes: Silicon Anomaly (05-00-0311)" section.

For more information on anomaly 05-00-0311, see the appropriate errata sheet, which can be downloaded from

http://www.analog.com/processors/blackfin/support/ICanomalies.html.

Problem Charts

Problems Addressed

The following table is a list of the problems addressed in the VisualDSP++ 5.0 release.

Processor Family	Problem Number	Tool	Description
All	24089	Compiler	Generates bad code for old style C args with -double-size-64
All	24929	Compiler	#pragma pack doesn't work as expected with bitfields
All	25649	Compiler	Compiler crashes if a 64-bit float variable is used in an asm
All	26325	Compiler	Speed/size ratio inlining warning gives wrong source line
All	28566	Compiler	Alternate pre-processing sequences cause error with -pedantic
All	28684	Compiler	Multiple PGO files confuses IPA
All	28814	Compiler	-MQ switch crashes driver
All	29484	Compiler	The "optimize" pragmas do not override -Og
All	29611	Compiler	Compiler switch -s does not work
All	29617	Compiler	Assertion (macdefs.c:2475) with extremely long variable names
All	29660	Compiler	Pre-compiled headers doesn't work with IPA and VDK
All	29860	Compiler	#pragma alignment_region modified by prior extern statements
All	29910	Compiler	#pragma always_inline in system headers can cause a warning
All	29952	Compiler	Compiler doesn't recognize -1,0 as fract literal.
All	30096	Compiler	Circular buffer loops containing fn pointers don't zero Lregs
All	24335	IDDE	Unnecessary silicon revision warning
All	27965	IDDE	Default for new projects should be std:: enabled
All	28592	IDDE	getTargetFileNameList returns bad filenames
All	31938	LDF	Inputs sections for tables require FORCE_CONTIGUITY
All	24204	Linker	Pragma align can lead to wasteful memory allocation
All	28389	Linker Run Time	No way to map anything after PLIT
All	28541	Libraries Run Time	Cycle counting macros fail to compile in conditional statements
All	28599	Libraries	printf ignores the 'h' length modifier with %o, %x, and %X
All	8136	Utilities	elfdump doesn't flag error when archive(object) doesn't exist
All	29569	VDK ADspCommon	RunLastTime in VDK Status is displaying the wrong figure
Blackfin	29189	XML Files ADspCommon	DMA register names have an extra number in the name
Blackfin	30604	XML Files	BF561 has RTC window / register defs. These should be taken out.
Blackfin	26076	Compiler	WDOG_DISABLE not defined in defBF53{2 4 8}.h and defBF561.h
Blackfin	28145	Compiler	label displayed at wrong address
Blackfin	28483	Compiler	#pragma no_alias is too strict
Blackfin	28898	Compiler	includes in UNC/shares not found
Blackfin	29099	Compiler	Debug info associated with wrong line of C++ source code.
Blackfin	30547	Compiler	BF shift-with-clipped-shift-distance builtins literal inconsistencies
Blackfin	30554	Compiler	Local variables totalling >64KB can result in internal error
Blackfin	30886	Compiler	Using "n" asm constraint results in compiler error

Blackfin	31849	Compiler	The complex fract function csqu_fr16 doesn't work
Blackfin	32823	Compiler	abs saturates even with -no-saturation
Blackfin	32858	Compiler	Callee function doesn't truncate parameter to expected type (K&R C)
Blackfin	32904	Compiler	internal compiler error in peephole.c:2387
Blackfin	32910	Compiler	"Buffer overrun detected" error message from linker
Blackfin	32939	Compiler	Short names for video functions being defined with -no-builtins
	33668		
Blackfin		Compiler	Fatal error in do_expr()
Blackfin	30796	Emulator	HPPCI-ICE does not work under OEM Windows Vista
Blackfin	22657	IDDE	Backslash causes problems for assembler property page
Blackfin	23285	IDDE	Cannot export from VDK State History pane top-bar
Blackfin	27938	IDDE	Random license failure when building using a floating license.
Blackfin	28150	IDDE	Cannot view defined static member variable
Blackfin	28197	IDDE	LDFGen ignores multicore settings
Blackfin	28404	IDDE	User-corrupted VDK history data/window can crash Idde
Blackfin	28891	IDDE	Startup code/LDF wizard doesn't warn when overwriting LDF file
Blackfin	28902	IDDE	Additional include dirs from 3.0 or earlier project settings
Blackfin	28922	IDDE	Show tabs now also show spaces
Blackfin	28975	IDDE	Creating a new TCPIP project pops up message about replacing srcs
Blackfin	29017	IDDE	\$(VDSP) not expanded when just building one file in a project.
Blackfin	29087	IDDE	Thread Types missing from Threads in VDK Status Window
Blackfin	29384	IDDE	Go To in BTC Memory window causes Runtime - Abnormal termination
Blackfin	29605	IDDE	VDK Status window Event Bit display error
Blackfin	29846	IDDE	Doubles not fully displayed when -double-size-64
Blackfin	30494	IDDE	Whole word replacement does not work with undercores
Blackfin	31336	IDDE	Two elements allowed to be placed at the same location
Blackfin	32024	IDDE	Trace window does not display all of its entries
Blackfin	32038	IDDE	Expert Linker crashes when opening LDF file
Blackfin	32067	IDDE	ADspStreamList Add* methods don't work for BF561
Blackfin	32620	IDDE	C++ NMI interrupt handler does not end with an RTN
Blackfin	30349	Installation	msxml3.dll registration problems prevent install
Blackfin	31346	LDFGen	shared data, locks etc need to be non-cached
Blackfin	32725	LDFGen	Workaround comment incomplete in generated LDFs
Blackfin	30935	Linker	Cannot jump-call expand PLIT?
2.0.0	00000	Run Time	34
Blackfin	22930	Libraries	C++ exception handling may not work with spilled sections.
Diagram	22000	Run Time	o we observe that all all all all all all all all all a
Blackfin	28518	Libraries	Interrupt dispatcher does not include 05-00-0071
Didokiiii	20010	Run Time	interrupt disputerior does not include oo oo oor i
Blackfin	28558	Libraries	32-bit signed division wrong for inputs near INT_MIN
Didokiiii	20000	Run Time	oz bit signed division wrong for inpute floar in the _wint
Blackfin	28965	Libraries	min_fr1x16 and max_fr1x16 missing
Diackiiii	20303	Run Time	min_ii 1x10 and max_ii 1x10 missing
Blackfin	29525	Libraries	adi_core_b_enable() unresolved in assembly
Diackiiii	23323	Run Time	adi_core_b_eriable() diffesorved in assembly
Disoletin	20752		CDLP Manager can equal double exception
Blackfin	30752	Libraries	CPLB Manager can cause double exception
Dis alafa	24000	Run Time	and the second faile to fac 7500 INIT when stock in constable of
Blackfin	31869	Libraries	meminit support fails to for ZERO_INIT when stack in scratchpad
Dis alafa	24004	Run Time	FLT MAY and a flood literal
Blackfin	31881	Libraries	FLT_MAX not a float literal
DL 16	20224	Run Time	DMAQQUEU DDI
Blackfin	32864	Libraries	DMA32 bit in PPI erroneously appears in single core def headers
D. 1.*	00011	Run Time	1004
Blackfin	32911	Libraries	mulfl64.asm in release not same as used to build library
Blackfin	28099	Simulator	BF535: crash running attached DXE in BF535 CAS
Blackfin	29583	Simulator	Self-Nesting Interrupts not supported in Blackfin BF533 CAS
Blackfin	30628	Simulator	32 bit registers in EBIU only accept 16 bit writes on a BF561.

Blackfin Blackfin	31895 28946	Simulator	Size information for all of the caches show up as "0" Kbytes
Blackfin	30450	TCPIP Stack VDK	LwIP Project does not accept broadcast traffic in VDSP 4.5 Contradictory information provided for popping regions
Blackfin	30991	VDK	VDK does not handle all the exceptions that the cplb_hdr does
Blackfin	32156	VDK	Enabling self-nested interrupts breaks VDK
DIACKIIII	32 130	ADspCommon	Lilabiling Self-Hested Interrupts breaks VDK
SHARC	28087	XML Files	REVPID register displays PROCID and SIREV swapped
SHARC	20526	Compiler	Annotation information is incorrect for registers clobbered by an asm
SHARC	28993	Compiler	-pedantic should put out warnings
SHARC	29964	Compiler	C/C++ runtime not honored on SHARC.
SHARC	31767	Compiler	Compiler not working around 2136x anomaly (07-00-0009)
SHARC	32198	Compiler	Asm statements using circ buf regs don't work
SHARC	29246	Examples	21262 AsmDemo / CDemo BTC example README files need correction
SHARC	25305	IDDE	Additional options lost converting 3.0 dpj to 4.0
SHARC	31421	IDDE	Zooming in the plot window may cause the IDDE to crash
SHARC	29802	LDF	LDF can allow 1 too many words to be assigned to heap
SHARC	28074	Linker	No output sections issued when "empty" with run spaces
		Run Time	
SHARC	30078	Libraries	delete operator doesn't work with heap_install
		Run Time	1 1-
SHARC	31200	Libraries	Multi-threaded realloc() will not allocate correct amount of mem
		Run Time	V
SHARC	31850	Libraries	heap_malloc with nonexistant heap causes invalid data accesses
		Run Time	
SHARC	33303	Libraries	Bit macro FAR changed to FARF for SDCTL register in def header
SHARC	29900	Utilities	Mem21k update generates "1" exit code, but seems to work anyway
SHARC	30460	Simulator	ADSP-21375 Primes example does not work in simulator
SHARC	32673	Simulator	Hang executing from ext mem consecutive reads from ext mem
TigerSHARC		ADspCommon	
	32115	XML Files	-workaround all does not turn on all workarounds
TigerSHARC	22672	Assembler	Assembler accepts invalid register move
TigerSHARC	31832	Assembler	Symbols sizes for .INC/BINARY wrong
TigerSHARC	32041	Assembler	Invalid warning on 2nd .section directive
TigerSHARC	29096	Compiler	Confusing annotations for compiler-generated fp-divide code
TigerSHARC	32803	IDDE	Porting a VisualDSP++ 4.5 project causes different libraries to be linked in
TigerSHARC		Run Time	
T. 01	29735	Libraries	strtol and strtoul error for garbage bases
TigerSHARC	00000	Run Time	W TO
	29836	Libraries	libsim for TS101 rev 0.4 is incomplete

Known Problems

The following table is a list of known problems in VisualDSP++ 5.0.

Processor Family	Problem Number	Tool	Description
All	30713	Compiler	Compiler is not using BSS
All	32429	Compiler	Internal error: diag_message: missing string substitution
All	33665	Compiler	"internal compiler error / driver.c:1488" building VLA source

All	28272	Run Time	C++ library code linked in with -rtti is bigger than 4.0
		Libraries	
All	32303	Run Time Libraries	cycle_t function return types causes compiler warning cc0815
All	32092	IDDE	int PrimIOCB; means no output, multiply defined sym or software exception
All	31923	Compiler	Compiler driver accepts illegal -flags-* options
All	32237	Compiler	Workaround switches don't match annotations
Blackfin	32004	Assembler	Inconsistent Assembler behavior with integer constants
Blackfin	28572	Compiler	BF535: float div returns small denorm result when zero expected
Blackfin	29394	Compiler	-Wremarks doesn't always warn about deprecated switches
Blackfin	29851	Compiler	-section does not apply qualifiers
Blackfin	29870	Compiler	ISR problems with SAVE_REGS functionality
Blackfin	29874	Compiler	-no-builtin switch causing failures
Blackfin	30247	Compiler	sectionattribute does not work as documented
Blackfin	32466	Compiler	C++ template instantiations ignore #pragma uses
Blackfin	32299	Compiler	volatile store inputs also treated as volatile when unnecessary
Blackfin	32749	Compiler	Slowdown of code using division when build -Os
Blackfin	33643	Compiler	Keywords such as section cause spurious errors in MISRA mode
Blackfin	33721	Compiler	still possible to write bad context sensitivebuiltin_aligned
Blackfin	33403	CRTGen	Generated cplbtab file unusable
Blackfin	33405	CRTGen	CPLB_D_PAGE_MGMT used indiscriminately in generated BF535 cplbtab
Blackfin	30369	Debug Agent	Debug agent scans too fast [can cause external memory issues]
Blackfin	32752	Debug Agent	IceTest fails on RoHS EZ-KIT Lite's using USB 2.0 HUB
Blackfin	24859	Device Driver	Autobauding fails at 38,400bps on the 561 only
Blackfin	26184	Device Driver	UART autobaud timer selection
Blackfin	27061	Device Driver	Memory size given to adi_dev_Init() must be larger than expected
Blackfin	29791	Device Driver	PPI Error Callbacks
Blackfin	31608	Device Driver	Error Interrupt Side Effects
Blackfin	30087	elf2flt	Bad relocations out of elf2flt when no code
Blackfin	33691	Examples	ADSP-BF561 POST does not stop at main on load with 1.3 rev EZ-KIT Lite
Blackfin	27445	IDDE	Step over/out doesn't work in flash
Blackfin	27685	IDDE	Deleted SW breakpoints keep re-appearing after load
Blackfin	28755	IDDE	After selecting text, print from source window prints entire file
Blackfin	29687	IDDE	Terminal font doesn't work in the source window
Blackfin	29727	IDDE	static member of class not resolved in expressions window
Blackfin	31238	IDDE	No warning on Memory Fill/Dump outside valid memory
Blackfin	31720	IDDE	Various tool switches reported as not enabled via automation
Blackfin	32578	IDDE	Should keep the paths in the additional include as absolute
Blackfin	32665	IDDE	File-specific compile options do not take defaults from existing
Blackfin	32312	IDDE	License not migrated when installing under Windows Vista
Blackfin	32957	IDDE	F2 does not rename VDK items
Blackfin	33049	IDDE	Loading DWARF3 debugging information may crash VisualDSP++
Blackfin	33680	IDDE	Changing project options may overwrite working LDF
Blackfin	31173	Installation	Install_CL does not handle VC2005 SP1 update
Blackfin Blackfin	33057 28515	Installation LDF	Unknown publisher warnings during 5.0 Installation on Vista Issues with the 2-link approach for BF561 projects
Blackfin	31695	LDF	data1 is mapped before L1_bsz
Blackfin	29902	LDFGen	Project fails to build when user sets heap space to less than 1k
Blackfin	32747	LDFGen	LDFGen doesn't sufficiently support run-from-flash
Blackfin	33652	LDFGen	Stack in mem covered by cplb data table entry in WB mode problem
Blackfin	33722	LDFGen	Two output sections with the same name are generated
Blackfin	29565	Loader	Wrong assignment in the ADSP-BF537 Init file
Blackfin	29065	Run Time	Hyperbolic Functions do not return Inf when called with Inf arg
Diagrami	_5556	Libraries	, p. 3. 2010 1 dilottono do not rotari ili miori odilod mitrili dig
Blackfin	29221	Run Time	Multicore runtime libraries always link in I/O library
		Libraries	
		-	

Blackfin	32179	Run Time	VDK and RTL link in different libs for -si-revision none -workaround
		Libraries	
Blackfin	32319	Run Time	crtn.doj can be removed from .LDF File without warning
		Libraries	•
Blackfin	32867	Run Time	Make the header files MISRA compliant
		Libraries	'
Blackfin	33654	Run Time	DSP library function conv2d3x3_fr16() based on wrong algorithm
		Libraries	
Blackfin	33733	Run Time	disable_data_cache() does not work
		Libraries	4.04.010_44.44_04.01.01.11.01.11.
Blackfin	33744	Run Time	Incorrect macro names for HOSTDP masks in BF52x def header
Didokiii.	00111	Libraries	moon oo, maaro namoo lor rroo PBT maako m BrosEx aar naaaar
Blackfin	28581	System	adi_pwr_SetFreq() locks up sometimes on ASDP-BF561
Didokiiii	20001	Services	ddi_pwi_odii rod() rooko ap domotimos on nobi - bi oo i
Blackfin	31568	System	Add command to sense the PERIOD register for GP timers
Diackiiii	31300	Services	Add command to sense the Littlob register for or timers
Blackfin	32230	System	Add command to sense GP timer period
DIACKIIII	32230	Services	Add Command to Sense Or times period
Blackfin	33464		CDL driver corrupte directory etrustures for write energians
DIACKIIII	33404	System	SDH driver corrupts directory structures for write operations
		Services	Note: This problem has been identified as a symptom of anomaly 05-00-
DI. J.C.	22540	0	0340 that is planned to be fixed in Rev 0.1 silicon.
Blackfin	33518	System	pwr mgmt to facilitate transition from SLEEP
D. 16		Services	5" O . O
Blackfin	33677	System	File System Corruption when number of files exceeds 1 cluster
		Services	
Blackfin	29313	TCPIP Stack	ETHARP_ALWAYS_INSERT option is deprecated in lwlP
Blackfin	29736	TCPIP Stack	Multiple network interface problem
Blackfin	30157	TCPIP Stack	lwip send function returns bytes sent, but sends only 64K max
Blackfin	32362	TCPIP Stack	getsockopt() with SO_ERROR does not return error
Blackfin	33007	TCPIP Stack	INETD example should not set the user_data_ptr in the header
Blackfin	33627	TCPIP Stack	Corrupted ADSP-BF537 EZ-KIT Lite in Blackfin\Examples (patch available)
			ADSP-BF537 EZ-KIT Lite\LAN\Host\FILESERVER\FileServer.dsp
Blackfin	32949	USB Stack	Intermittent USB connectivity on ADSP-BF548 EZ-KIT Lite
SHARC	32920	Compiler	PCH fails with cc0219 on Vista
SHARC	29561	Emulator	VisualDSP++ disconnect if Sport DMA Addressing debug window open
SHARC	32810	Emulator	Incorrect display of instructions in external memory on Sharc
SHARC	33574	IDDE	Value of float pointers displayed in unexpected format
SHARC	32706	Run Time	Increase in printf footprint
		Libraries	,
SHARC	32881	Run Time	Thread-safe time library ctime() problem
5. <i>u</i> to	0_00.	Libraries	······································
SHARC	33670	Run Time	SIG_MTM to be defined for ADSP-21362/3/4/5/6
011/11/0	00010	Libraries	010_M1M to 50 dominod 1017.501 21002/0/1/0/0
SHARC	33671	Run Time	MTM registers missing from cdef21364.h
OHARO	00071	Libraries	WITH Togistors missing from odorz 1004.11
	28363	Compiler	Functions with #pragma weak_entry can be inlined
TigerSHARC	20000	Compiler	i diretions with #pragnia weak_entry can be inilited
•	32961	Compiler	Lico of cotimp/langing incompatible with compiler entimizations
TigerSHARC		Compiler Compiler	Use of setjmp/longjmp incompatible with compiler optimizations link error: memzero could not be resolved
TigerSHARC	33655		
TigerSHARC	30749	Emulator	Halting single proc during MP run halts both processors
TigerSHARC	28195	Run Time	Compiler fails using some library functions prefixed with std::
TigorOLIADO	20440	Libraries	for dividing depends work when according to the NaM with the section
TigerSHARC	29110	Run Time	-fp-div-lib doesn't work when compiling Inf/NaN with -ve value
T:OUADO	20000	Libraries	ADOD TOOM DTD and analysis of the first of the
TigerSHARC	32626	Run Time	ADSP-TS201 BTB not enabled by default in the boot process
		Libraries	

TigerSHARC	32758	Run Time Libraries	namespace std does not contain builtins
TigerSHARC	32782	Run Time Libraries	DSP real vector functions can raise FP exceptions
TigerSHARC	27911	Simulator	ADSP-TS203 session displays the CLU registers