SIEMENS

	Preface, Contents
	Product Overview
SIMATIC S7	Installing and Removing the FM 352-5
	Wiring the FM 352-5
FM 352-5 Boolean Coprocessor	Configuring the FM 352-5
	Programming and Operating the FM 352-5
User Manual	Encoder Signals and their Evaluation
	Diagnostics and Troubleshooting
	Using the FM 352-5 with Non-S7 Masters
	Appendices
	Specifications
	Parts Lists
	Index

2810032-0001

Safety Guidelines

This manual contains notices which you should observe to ensure your own personal safety, as well as to protect the product and connected equipment. These notices are highlighted in the manual by a warning triangle and are marked as follows according to the level of danger:



Danger

indicates that death, severe personal injury or substantial property damage **will** result if proper precautions are not taken.



Warning

indicates that death, severe personal injury or substantial property damage **can** result if proper precautions are not taken.



Caution

used with the safety alert symbol indicates a potentially hazardous situation which, if not avoided, may result in minor or moderate personal injury or property damage.

Caution

used without the safety alert symbol indicates a potentially hazardous situation which, if not avoided, may result in property damage.

Note

draws your attention to particularly important information on the product, handling the product, or to a particular part of the documentation.

Qualified Personnel

Only **qualified personnel** should be allowed to install and work on this equipment. Qualified persons are defined as persons who are authorized to commission, to ground, and to tag circuits, equipment, and systems in accordance with established safety practices and standards.

Correct Usage



Warning

This product may only be used for the applications described in the user manual, and only with devices or components from other manufacturers which have been approved or recommended by Siemens.

This product can only function correctly and safely if it is transported, stored, set up, and installed correctly, and operated and maintained as recommended.

Trademarks

SIMATIC®, SIMATIC HMI® and SIMATIC NET® are registered trademarks of SIEMENS AG.

Some of other designations used in these documents are also registered trademarks; the owner's rights may be violated if they are used by third parties for their own purposes.

Copyright Siemens Energy & Automation, Inc. 2001 All rights reserved

The reproduction, transmission or use of this document or its contents is not permitted without express written authority. Offenders will be liable for damages. All rights, including rights created by patent grant or registration of a utility model or design, are reserved.

Disclaimer of Liability

We have checked the contents of this manual for agreement with the hardware and software described. Since deviations cannot be precluded entirely, we cannot guarantee full agreement. However, the data in this manual are reviewed regularly and any necessary corrections included in subsequent editions. Suggestions for improvement are welcomed.

Siemens Energy & Automation, Inc. 3333 Old Milton Parkway Alpharetta, GA 30202

© Siemens SE&A 2001 Technical data subject to change.

Preface

Purpose of the Manual

This manual describes the purpose, features, and operating functions of the SIMATIC S7 FM 352-5 Boolean Coprocessor Module. This manual also enables you to install, configure, program, and operate the FM 352-5 Module.

Contents of the Manual

This manual describes the FM 352-5 hardware and the software required to configure and program the module. It consists of chapters containing instructions and reference chapters (technical specifications).

This manual deals with the following topics:

- Installing and wiring the FM 352-5 module
- Configuring the FM 352-5 module
- Assigning operating mode parameters to the FM 352-5 module
- Programming the FM 352-5 module
- Operating the module
- Troubleshooting and diagnostics

Related Documentation

Consult the documentation for the SIMATIC S7-300 Programmable Controller system and the STEP 7 programming software for complete information on installing and programming the FM 352-5 Boolean Coprocessor Module.

CD-ROM

The entire SIMATIC Manual Collection is also available on CD-ROM.

Standards, Certificates, and Approvals

The FM 352-5 fulfills the requirements and criteria of IEC 1131, Part 2, and the requirements for obtaining the CE marking. The following agency approvals apply: UL recognition mark, UL 508 standard; CSA certification, standard C22.2 No. 142; and FM Class I, Division 2. Please refer to Section A.1 for further details on standards, certificates, and approvals.

Aids to Finding Information

You can access specific information in the manual by using the following aids:

- At the beginning of the manual you will find a comprehensive table of contents and lists of the figures and tables contained in the manual.
- In the different chapters you will find subheadings that allow you to gain an overview of what is contained in each section.
- At the end of the manual you will find a comprehensive index enabling rapid access to the information you are looking for.

Technical Support

If you have questions concerning the information on the FM 352-5 module contained in this manual, contact your Siemens Energy & Automation, Inc., distributor or sales office. If you require assistance in contacting your distributor or sales office in the United States, phone 1–800-964-4114.

For additional technical assistance, call the Siemens Technical Services Group in Johnson City, Tennessee at 423-461-2522, or contact them by e-mail at **simatic.hotline@sea.siemens.com**. For technical assistance outside the United States, call +49-911-895-7000.

Constantly Updated Information

You can obtain constantly updated information on the SIMATIC products on the Internet at http://www.ad.siemens.de.

In addition, SIMATIC Customer Support provides you with up-to-date information and downloads that can be useful to you when using SIMATIC products:

- On the Internet at http://www4.ad.siemens.de/csinfo/livelink.exe
- By means of the SIMATIC Customer Support Mailbox at +49-911-895-7100

To dial the mailbox, use a modem capable of up to V.34 (28.8 kbps) and set its parameters as follows: 8, N, 1, ANSI. Alternatively, dial in using ISDN (x.75, 64 kbps).

You can contact SIMATIC Customer Support at +49-911-895-7000 or by fax at +49-911-895-7002. You can also send e-mail or send a message to the above mailbox.

Contents

Preface

1	Product	Overview	
	1.1	Functions of the FM 352-5 Module Overview Configuring the Hardware Programming the FM 352-5 Operating Characteristics	1-2 1-2 1-3 1-3 1-3
	1.2	Physical Features of the Module	1-4 1-4 1-5 1-5 1-5 1-5
	1.3	System Configurations	1-6
	1.4	Modes of Operation Debug Mode Normal Mode Response Time during Program Execution	1-7 1-7 1-7 1-8
	1.5	Overview of Basic Tasks	1-8
2	Installin	g and Removing the FM 352-5	
	2.1	Installation Rules Planning the Mechanical Installation Installation of the Rail Configuring the Mechanical Layout Tools Required	2-2 2-2 2-2 2-2 2-2
	2.2	Installation in an S7-300 System Installing the FM 352-5 Removing the FM 352-5	2-3 2-3 2-3
	2.3	Installation in a Stand-Alone System Mechanical Installation Providing the Power Supplies	2-4 2-4 2-4
3	Wiring t	he FM 352-5	
	3.1	General Rules and Regulations Introduction Specific Applications Emergency Stop Devices Startup of the System after Specific Events Line Voltage 24 VDC Supply Protection against Outside Electrical Influences	3-2 3-2 3-2 3-2 3-2 3-2 3-3 3-3

4

3.2	Terminal Assignments of the Front Connector View of the Terminal Connector and Cover Label Terminal Connector Assignments	3-4 3-4 3-5
3.3	Wiring the Module Wiring the Front Connector Wiring the Power Supplies Wiring the Power Supplies	3-7 3-7 3-7
3.4	Connecting Encoder Cables	3-8
3.5	Connecting Shielded Cables via a Shield Contact Element	3-10
Config	guring the FM 352-5	
4.1	Installing the Configuration/Programming Software Contents of the CD-ROM Package Hardware Requirements Starting the Installation Setup FM 352-5 Function Block Library Using STEP 7 with the FM 352-5	4-2 4-2 4-2 4-2 4-2 4-3
4.2	Overview of Hardware Configuration Basic Steps for Installing and Configuring the FM 352-5 Module	4-4 4-4
4.3	Setting Up the Hardware Configuration Creating a Project Accessing Hardware Configuration Inserting an S7-300 Station Inserting the FM 352-5 Module	4-5 4-5 4-5 4-6 4-6
4.4	Assigning Properties and Parameters	4-7 4-7 4-8 4-9 4-10 4-11
4.5	Selecting Input Filters Description of Filter Behavior 24 V Input Characteristics RS-422 Differential Input Characteristics 24 V Input Filtering SSI Encoder Input Filtering Quadrature Encoder Input Filtering	4-13 4-13 4-14 4-14 4-14 4-14 4-14
4.6	Checking the Consistency of Program and Configuration Checking Consistency Maintaining Consistency	4-15 4-15 4-15
4.7	Saving and Compiling the Hardware Configuration	4-16 4-16
4.8	Programming Control	4-17
Progra	amming and Operating the FM 352-5	
5.1	Getting Started Introduction Overview of Tasks	5-2 5-2 5-2

5

5.2	Creating the Application Function Block Editing the Application FB/DB Set Assigning Input Elements Assigning Output Elements Assigning Static Elements Ensuring Data Consistency Updating the Instance Data Block Selecting Standard STEP 7 Instructions for the Application FB Selecting Additional STEP 7 Instructions for the Application FB Using the FM 352-5 Library Instructions Instruction Operands Examples of Input and Output Operands Examples of Library FBs Connectors Multi-phase Clocking	5-3 5-3 5-4 5-5 5-6 5-11 5-12 5-13 5-14 5-15 5-16 5-17 5-18 5-20 5-21
5.3	Setting up the Interface FB/DB Set Overview . Calling the Debug Interface FB . Data Flow in Debug Mode Calling the Normal Interface FB . Data Flow in Normal Mode Defining the Interface FB Parameters CPU_Out Structure . CPU_In Structure .	5-24 5-25 5-26 5-27 5-28 5-29 5-30 5-31
5.4	Debugging the Program Downloading the Program to the S7 CPU Monitoring the Program Execution Saving the Program to the CPU Project	5-32 5-32 5-32 5-32
5.5	Downloading the Program to the FM 352-5 Compiling the Application FB Downloading the Program to the FM 352-5 Running the FM 352-5 Module in Normal Mode Single Scanning the FM 352-5 Module in Normal Mode Saving the FM 352-5 Application FB in an MMC	5-33 5-33 5-33 5-33 5-34 5-34
5.6	Stand-alone Operation Prerequisites Executing the Program	5-35 5-35 5-35
5.7	Running the FM 352-5 Example Program Using the "Getting Started" Application Example Installing and Configuring the Module Downloading and Running the Example Program Monitoring the Example Program Execution	5-36 5-36 5-36 5-37 5-37
5.8	Controlling Dynamic Parameters Using System Function 55 to Write Dynamic Parameters Parameterization Data Record 1 Dynamic Parameters	5-38 5-38 5-38
5.9	Memory Operations Resetting the Memory Removing the MMC during Operation	5-39 5-39 5-39

5.10	Instruction Set for Ladder Logic Programming	5-40 5-40
	Normally Closed Input	5-40
	Output Ćoil	5-40
	NOT	5-41
	Midline Output Connector	5-41
	MOVE	5-41
	Convert Integer to Double Integer (I_DI)	5-42
	Set/Reset Flip-Flop (SR)	5-42
	Reset/Set Flip-Flop (RS)	5-43
	Positive RLO Edge Detection —(P)—	5-43
	Negative RLO Edge Detection —(N)—	5-44
	Positive Edge Detection (POS)	5-44
	Negative Edge Detection (NEG)	5-45
	Compare Function (CMP)	5-45
	FM 352-5 Library Instructions	5-46
	Binary Scaler (BiScale)	5-47
	Pulse Timers (TP16 and TP32)	5-48
	On-Delay Timers (TON16 and TON32)	5-49
	Off-Delay Timers (TOF16 and TOF32)	5-50
	Clock Pulse Generator (CP_Gen)	5-51
	Up Counter (CTU16)	5-52
	Down Counter (CTD16)	5-53
	Up/Down Counters (CTUD16 and CTUD32)	5-54
	Bit Shift Registers (SHIFT, SHIFT2, SHIFT4, SHIFT8)	5-55
Encod	ler Signals and their Evaluation	
61	Types of Encoders	6-2
011	Encoder Types	6-2
	Encoder Interface Signals	6-2
	Encoder Operational Controls	6-3
0.0	Occurting Medica for the Incompared Freedom	0.5
6.2		6-5
		6-5
	Selecting Edge of Level Reset	6-5
	Encoder Status Bits	6-5
	Counter Benavior Common to the Three Counting Modes	0-0
		6-7
		6-8
		0-9
6.3	Differential Encoder Signals	6-10
	Differential Encoder Signals	6-10
6.4	04 V Single anded Encoder Signals	6 11
0.4	24 V Single-ended Encoder Signals	0-11
	Incremental 24 V Encoder Signals	0-11
6.5	Pulse Evaluation	6-12
	Introduction	6-12
	Pulse and Direction	6-12
	Single Evaluation	6-13
	Double Evaluation	6-13
	Quadruple Evaluation	6-14
66	SSI Absolute Encoders	615
0.0		0-10

6

		SSI Encoder Overview	6-15 6-15 6-15 6-15 6-15 6-16 6-16
7	Diagnos	stics and Troubleshooting	
	7.1	Reading the Status LEDs	7-2 7-2
	7.2	Diagnostic Messages Responding to Diagnostic Interrupts Events that can Initiate Diagnostics Interrupts Enabling the Diagnostics Interrupts Responses to a Diagnostics Interrupt Reading the Data Record from the Module Data Record 0 Diagnostic Assignments Data Record 1 Diagnostic Assignments Data Record 128 Diagnostic Assignments Wire-Break Diagnostics	7-3 7-3 7-3 7-4 7-4 7-4 7-4 7-5 7-6 7-7
8	Using th	ne FM 352-5 with Non-S7 Masters	
	8.1	Prerequisites for Non-S7 Users Overview Tools and Prerequisites	8-2 8-2 8-2
	8.2	Non-S7 CPU System Requirements Importing GSD File Data MMC Programming Developing an Interface Function	8-3 8-3 8-3 8-3
	8.3	User Data Interface User Data Definitions of the Control Bytes and Status Bytes Bit Definitions of the Encoder Status Bytes Bit Definitions of the Encoder Control Byte Bit Definitions of the Power Supply Status Byte Bit Definitions of the SSI Encoder Status Byte Bit Definitions of the MMC Status Byte	8-4 8-5 8-6 8-6 8-7 8-7 8-7
Α	Specific	ations	
	A.1	Standards, Certificates and Approvals Introduction IEC 1131 CE Marking UL Approval CSA Certification FM Approval Approval for Shipbuilding (Application Submitted)	A-2 A-2 A-2 A-2 A-2 A-3 A-3
	A.2	Electromagnetic Compatibility, and Shipping and Storage Conditions	A-4 A-4

	Pulse-Shaped Interference Sine-Shaped Interference Emission of Radio Interference Shipping and Storage Conditions	A-4 A-4 A-5 A-5
A.3	Mechanical and Climatic Environmental Conditions	A-5 A-5 A-5
A.4	Information on Insulation Testing, Safety Class, Degree of Protection, and Rated Voltage Test Voltages Pollution Severity/Overvoltage Category Safety Class IP 20 Degree of Protection Rated Voltage for Operation	A-6 A-6 A-6 A-6 A-6 A-6
A.5	Technical Specifications	A-7
A.6	Functional Block Diagram	A-10
A.7	Operational Specifications Switching Frequency Derating Charts FPGA Resources Used by Instructions	A-11 A-11 A-12
Parts	Lists Parts Included with the FM 352-5 Accessory Components for the FM 352-5	B-1 B-1

Index

В

Figures

1-1	FM 352-5 Operation in Coprocessor Configuration	1-2
1-2	Main Features of the FM 352-5 Module	1-4
1-3	Examples of System Configurations	1-6
1-4	System Configuration for Debugging your Program	1-7
1-5	Basic Tasks to Set Up and Operate the FM 352-5	1-8
3-1	Front Terminal Connector of the FM 352-5	3-4
3-2	Wire Connections for 5 V Encoder from Incremental Encoder Cable	3-8
3-3	Wire Connections for 24 V Encoder from Incremental Encoder Cable	3-8
3-4	Wire Connections for SSI Encoder from SSI Encoder Cable	3-9
3-5	Attaching Shielded Cables to Shield Contact Element	3-11
4-1	Installing and Configuring the Hardware	4-4
4-2	Hardware Configuration Window	4-5
4-3	FM 352-5 Properties Dialog. General Tab	4-7
4-4	FM 352-5 Properties Dialog. Addresses Tab	4-8
4-5	FM 352-5 Properties Dialog, Parameters Tab	4-9
4-6	Saving and Compiling the Hardware Configuration	4-16
4-7	FM 352-5 Properties Dialog. Programming Tab	4-17
5-1	Creating the Program	5-2
5-2	Valid Instructions from STEP 7 for FM 352-5	5-13
5-3	Valid Convert and Move Instructions from STEP 7 for FM 352-5	5-14
5-4	FM 352-5 Library of FBs	5-15
5-5	Input and Output Operands Allowed by FM 352-5	5-17
5-6	Example of a 32-Bit Pulse Timer from the Library EBs	5-18
5-7	Examples of Shift Begisters from the Library FBs	5-18
5-8	Examples of MOVE Instruction with Typecasting	5_10
5-0	Examples of MOVE and LDL Instructions for Typecasting	5-10
5-10	Examples of Connectors	5-20
5-10	Examples of Multi-phase Clocking of Retentive Elements	5-20
5 12	Multi Phase Clocking and I/O Timeline	5 22
5 12	Interface EB for Debug Mode Execution	5 25
5 1/	Data Exchange in Debug Mode	5 26
5 15	Interface EB for Normal Mode Execution	5 27
5 16	Data Exchange in Normal Mode	5 22
5 17	Stand Along Operation	5 25
5-17	Statu-Alone Operation	5-35
5-10	Timing Diagram for Pinary Scalar (PiScala)	5-39
5-19	Timing Diagram for Dulas Timer (TD)	5-47 5-40
5-20	Timing Diagram for On Dolou Timor (TON)	5-48 5-40
5-21		5-49
5-22	Timing Diagram for On-Delay Timer (TOF)	5-50
5-23	Timing Diagram for Clock Pulse Generator (CP_Gen)	5-51
0-1		6-7
6-2		6-8
6-3		6-9
6-4	Signals of the Differential Incremental Encoder	6-10
6-5	Signals of a 24 V Pulse Encoder with Direction Level	6-11
6-6	Pulse & Direction Counting	6-12
6-7	Single Evaluation	6-13
6-8	Double Evaluation	6-13
6-9	Quadruple Evaluation	6-14
A-1	Functional Block Diagram of the FM 352-5 Module	A-10

Figures

A-2	Switching Frequency vs. Ambient Temperature at 500 mA Output Load.	A-11
A-3	Switching Frequency vs. Maximum Output Current at 60 °C	A-11

Tables

3-2 Terminal Connector Assignments, Pins 21 to 40 3-6 3-3 Assignment of Cable Cross-Sections and Terminal Elements 3-10 4-1 Diagnostic Alarm Parameters 4-10 4-2 Configuration Parameters 4-11 3-3 Typical Delays for 24-V Inputs 4-13 5-1 Example Declaration for the Application FB, Input Section 5-6 5-2 Example Declaration for the Application FB, Static Section 5-6 5-3 Example Declaration for the Application FB, Encoder Structure 5-7 5-4 Example Declaration for the Application FB, Adhitonal Instructions 5-9 5-7 Example Declaration for the Application FB, Connectors 5-10 5-8 Example Declaration for the Application FB, Output Section 5-30 5-10 Example Declaration for the Application FB, Output Section 5-30 5-11 Example Declaration for the Application FB, Output Section 5-31 5-12 Example Declaration for the Application FB, Output Section 5-31 5-13 Example Declaration for the Application FB, Output Section 5-31 5-14 Parameterization for the Application FB, Output Section 5-31 5-15 <th>3-1</th> <th>Terminal Connector Assignments, Pins 1 to 20</th> <th>3-5</th>	3-1	Terminal Connector Assignments, Pins 1 to 20	3-5
3-3 Assignment of Cable Cross-Sections and Terminal Elements 3-10 4-1 Diagnostic Alarm Parameters 4-11 4-2 Configuration Parameters 4-11 4-3 Typical Delays for 24-V Inputs 4-13 5-1 Example Declaration for the Application FB, Input Section 5-5 5-2 Example Declaration for the Application FB, Static Section 5-6 5-4 Example Declaration for the Application FB, Encoder Structure 5-7 5-5 Example Declaration for the Application FB, FM Library FBs 5-8 5-6 Example Declaration for the Application FB, Connectors 5-10 5-7 Example Declaration for the Application FB, Input Section 5-30 5-8 Instruction Operands 5-16 5-9 Interface FB Parameter Definitions 5-29 5-10 Example Declaration for the Application FB, Input Section 5-30 5-11 Example Declaration for the Application FB, Nutput Section 5-31 5-12 Example Declaration for the Application FB, Nutput Section 5-31 5-13 Example Declaration for the Application FB, Output Section 5-31 5-14 Parameterization Data Record 1 <t< td=""><td>3-2</td><td>Terminal Connector Assignments, Pins 21 to 40</td><td>3-6</td></t<>	3-2	Terminal Connector Assignments, Pins 21 to 40	3-6
4-1 Diagnostic Alarm Parameters 4-10 4-2 Configuration Parameters 4-11 4-3 Typical Delays for 24-V liputs 4-13 5-1 Example Declaration for the Application FB, Input Section 5-5 5-3 Example Declaration for the Application FB, Static Section 5-6 5-4 Example Declaration for the Application FB, Encoder Structure 5-7 5-5 Example Declaration for the Application FB, Connectors 5-10 5-6 Example Declaration for the Application FB, Connectors 5-10 5-7 Example Declaration for the Application FB, Input Section 5-30 5-8 Instruction Operands 5-10 5-9 Interface FB Parameter Definitions 5-29 5-10 Example Declaration for the Application FB, Input Section 5-30 5-12 Example Declaration for the Application FB, Output Section 5-31 5-13 Example Declaration for the Application FB, Nut Section 5-30 5-14 Parameterization Data Record 1 5-30 5-15 Normally Open Input 5-40 5-16 Normally Open Input 5-40 5-17 Output Coil	3-3	Assignment of Cable Cross-Sections and Terminal Elements	3-10
4-2 Configuration Parameters 4-11 4-3 Typical Delays for 24-V Inputs 4-13 5-1 Example Declaration for the Application FB, Input Section 5-4 5-2 Example Declaration for the Application FB, Output Section 5-5 5-3 Example Declaration for the Application FB, Encoder Structure 5-7 5-4 Example Declaration for the Application FB, FM Library FBs 5-8 5-5 Example Declaration for the Application FB, Connectors 5-10 5-7 Example Declaration for the Application FB, Connectors 5-10 5-8 Instruction Operands 5-16 5-9 Interface FB Parameter Definitions 5-29 5-10 Example Declaration for the Application FB, Output Section 5-30 5-11 Example Declaration for the Application FB, Nutput Section 5-31 5-13 Example Declaration for the Application FB, Nutput Section 5-31 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Open Input 5-40 5-17 Output Coil 5-41 5-18 NOT 5-41	4-1	Diagnostic Alarm Parameters	4-10
4-3 Typical Delays for 24-V Inputs 4-13 5-1 Example Declaration for the Application FB, Unput Section 5-5 5-2 Example Declaration for the Application FB, Static Section 5-6 5-3 Example Declaration for the Application FB, Encoder Structure 5-7 5-5 Example Declaration for the Application FB, Additional Instructions 5-9 5-6 Example Declaration for the Application FB, Additional Instructions 5-9 5-7 Example Declaration for the Application FB, Connectors 5-10 5-8 Instruction Operands 5-10 5-9 Interface FB Parameter Definitions 5-29 5-11 Example Declaration for the Application FB, Output Section 5-30 5-12 Example Declaration for the Application FB, Output Section 5-31 5-13 Example Data Block - DB5 DB80 5-30 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-41 5-28 Hoidline Output Connector 5-43 5-24 Moldline Output Connector	4-2	Configuration Parameters	4-11
5-1 Example Declaration for the Application FB, Input Section 5-4 5-2 Example Declaration for the Application FB, Static Section 5-6 5-3 Example Declaration for the Application FB, Encoder Structure 5-7 5-4 Example Declaration for the Application FB, FM Library FBs 5-8 5-6 Example Declaration for the Application FB, Additional Instructions 5-9 5-7 Example Declaration for the Application FB, Additional Instructions 5-9 5-10 Example Declaration for the Application FB, Input Section 5-30 5-11 Example Declaration for the Application FB, Input Section 5-31 5-12 Example Declaration for the Application FB, Output Section 5-31 5-13 Example Declaration for the Application FB, Output Section 5-31 5-14 Example Daclaration for the Application FB, Output Section 5-31 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-41 5-18 Nord 5-41 5-29 FM Size FIIP-FIOP (SR) 5-42 5-24 Midline Output Connector 5-43	4-3	Typical Delays for 24-V Inputs	4-13
5-2 Example Declaration for the Application FB, Output Section 5-5 5-3 Example Declaration for the Application FB, Static Section 5-6 6-4 Example Declaration for the Application FB, Encoder Structure 5-7 5-5 Example Declaration for the Application FB, FM Library FBs 5-8 5-6 Example Declaration for the Application FB, Connectors 5-10 5-7 Example Declaration for the Application FB, Connectors 5-10 5-8 Instruction Operands 5-10 5-10 Example Declaration for the Application FB, Input Section 5-30 5-11 Example Declaration for the Application FB, Output Section 5-31 5-12 Example Data Block - DB5.DBB0 5-30 5-13 Example Data Block - DB5.DBB0 5-33 5-14 Parameterization Data Record 1 5-40 5-17 Output Coll 5-40 5-18 NOT 5-41 5-29 MOVE 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Res	5-1	Example Declaration for the Application FB, Input Section	5-4
5-3 Example Declaration for the Application FB, Static Section 5-6 5-4 Example Declaration for the Application FB, Encoder Structure 5-7 5-5 Example Declaration for the Application FB, M Library FBs 5-8 5-6 Example Declaration for the Application FB, Connectors 5-10 5-7 Example Declaration for the Application FB, Connectors 5-10 5-9 Interface FB Parameter Definitions 5-29 5-10 Example Declaration for the Application FB, Input Section 5-30 5-11 Example Declaration for the Application FB, Output Section 5-31 5-12 Example Data Block - DB5.DBB0 5-31 5-13 Example Data Block - DB6.DBB0 5-31 5-14 Parameterization Data Record 1 5-30 5-15 Normally Closed Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-40 5-18 NOT 5-41 5-19 Midline Output Connector 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-223 Reset/Se	5-2	Example Declaration for the Application FB. Output Section	5-5
5-4 Example Declaration for the Application FB, Encoder Structure 5-7 5-5 Example Declaration for the Application FB, Mulbrary FBs 5-8 5-6 Example Declaration for the Application FB, Connectors 5-10 5-7 Example Declaration for the Application FB, Connectors 5-10 5-8 Instruction Operands 5-10 5-9 Interface FB Parameter Definitions 5-29 5-10 Example Declaration for the Application FB, Input Section 5-30 5-11 Example Detata Block - DB5.DBB0 5-30 5-12 Example Data Block - DB5.DBB0 5-31 5-13 Normally Open Input 5-40 5-14 Parameterization Data Record 1 5-43 5-15 Normally Ocised Input 5-40 5-16 Normally Colsed Input 5-41 5-17 Output Coil 5-41 5-18 NOT 5-41 5-29 MOVE 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Se	5-3	Example Declaration for the Application FB. Static Section	5-6
5-5 Example Declaration for the Application FB, FM Library FBs 5-8 5-6 Example Declaration for the Application FB, Additional Instructions 5-9 5-7 Example Declaration for the Application FB, Connectors 5-10 5-8 Instruction Operands 5-16 5-9 Interface FB Parameter Definitions 5-29 5-10 Example Declaration for the Application FB, Input Section 5-30 5-11 Example Data Block - DB5.DBB0 5-31 5-12 Example Data Block - DB5.DBB0 5-31 5-13 Example Data Block - DB5.DBB0 5-31 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-41 5-20 MOVE 5-41 5-21 Set/Reset Flip-Flop (SR) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-43 5-24 Midline Output Connector 5-43 5-25 Set/Reset Flip-Flop (RS) 5-44 5-26	5-4	Example Declaration for the Application FB. Encoder Structure	5-7
5-6 Example Declaration for the Application FB, Additional Instructions 5-9 5-7 Example Declaration for the Application FB, Connectors 5-10 5-8 Instruction Operands 5-16 5-9 Interface FB Parameter Definitions 5-29 5-10 Example Declaration for the Application FB, Input Section 5-30 5-11 Example Data Block - DB5.DBB0 5-30 5-12 Example Data Block - DB6.DBB0 5-31 5-13 Example Data Block - DB6.DBB0 5-31 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-41 5-18 NOT 5-41 5-29 Midline Output Connector 5-41 5-20 MoVE 5-42 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (NEG) <td>5-5</td> <td>Example Declaration for the Application FB, FM Library FBs</td> <td>5-8</td>	5-5	Example Declaration for the Application FB, FM Library FBs	5-8
5-7 Example Declaration for the Application FB, Connectors 5-10 5-8 Instruction Operands 5-16 5-9 Interface FB Parameter Definitions 5-29 5-10 Example Declaration for the Application FB, Input Section 5-30 5-11 Example Declaration for the Application FB, Output Section 5-31 5-12 Example Data Block - DB5.DBB0 5-30 5-13 Example Data Block - DB6.DBB0 5-31 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Open Input 5-40 5-17 Output Coil 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Func	5-6	Example Declaration for the Application FB, Additional Instructions	5-9
5-8 Instruction Operands 5-16 5-9 Interface FB Parameter Definitions 5-29 5-10 Example Data Block - DB5.DB80 5-30 5-11 Example Declaration for the Application FB, Input Section 5-30 5-12 Example Declaration for the Application FB, Output Section 5-31 5-13 Example Data Block - DB6.DB80 5-31 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-43 5-23 Reset/Set Flip-Flop (SR) 5-44 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (PCS) 5-44 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 <td>5-7</td> <td>Example Declaration for the Application FB. Connectors</td> <td>5-10</td>	5-7	Example Declaration for the Application FB. Connectors	5-10
5-9 Interface FB Parameter Definitions 5-29 5-10 Example Declaration for the Application FB, Input Section 5-30 5-11 Example Data Block - DB5.DBB0 5-31 5-12 Example Data Block - DB6.DBB0 5-31 5-13 Example Data Block - DB6.DBB0 5-31 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-41 5-18 NOT 5-44 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-43 5-24 Midline Output Connector 5-44 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (REG) 5-45 5-28 Compare Function (CMP) 5-48 5-30 Binary Scaler (BiScale) 5-47 5-32	5-8	Instruction Operands	5-16
5-10 Example Declaration for the Application FB, Input Section 5-30 5-11 Example Deta Block - DB5.DBB0 5-30 5-12 Example Data Block - DB6.DBB0 5-31 5-13 Example Data Block - DB6.DBB0 5-31 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-41 5-18 NOT 5-41 5-19 Midline Output Connector 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-30 Binary Scaler (BiScale) 5-47 5-33	5-0	Interface FB Parameter Definitions	5_20
5-10 Example Data Block - DB5.DB0 5-30 5-11 Example Data Block - DB5.DB0 5-31 5-12 Example Data Block - DB5.DB0 5-31 5-13 Example Data Block - DB5.DB0 5-31 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-41 5-18 NOT 5-41 5-19 Midline Output Connector 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-23 Reset/Set Flip-Flop (SR) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Compare Function (CMP) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TOP) 5-51	5-10	Example Declaration for the Application EB Input Section	5-20
5-12 Example Declaration for the Application FB, Output Section 5-31 5-13 Example Data Block - DB6.DBB0 5-31 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-40 5-18 NOT 5-41 5-19 Midline Output Connector 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-43 5-23 Reset/Set Flip-Flop (RS) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Puls	5 11	Example Declaration for the Application 1 D, input Section	5 30
5-13 Example Data Block - D86.0B80 5-31 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-41 5-18 NOT 5-41 5-19 Midline Output Connector 5-41 5-20 Set/Reset Flip-Flop (SR) 5-42 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-43 5-23 Reset/Set Flip-Flop (SR) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (POS) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-32 On-Delay Timer (TON) 5-54 5-33 Off-Delay Timer (TOR) 5-50 5-34 Locker Pulse Generator (CP_Gen) <td>5-11</td> <td>Example Data Diock - DDS.DDD0</td> <td>5 21</td>	5-11	Example Data Diock - DDS.DDD0	5 21
5-13 Example Data Block - DBo DBb DBb 5-33 5-14 Parameterization Data Record 1 5-38 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-40 5-18 NOT 5-41 5-19 Midline Output Connector 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-43 5-23 Reset/Set Flip-Flop (RS) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TOP) 5-48 5-32 Ort-Delay Timer (TOR) 5-59 5-33 Off-Delay Timer (TOF) 5-50 <td>5 1 2</td> <td>Example Deciaration for the Application FD, Output Section</td> <td>5-01</td>	5 1 2	Example Deciaration for the Application FD, Output Section	5-01
5-14 Partainleter/2ation Data Record 1 5-35 5-15 Normally Open Input 5-40 5-16 Normally Closed Input 5-40 5-17 Output Coil 5-40 5-18 NOT 5-41 5-19 Midline Output Connector 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-42 5-23 Reset/Set Flip-Flop (RS) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TOP) 5-48 5-32 On-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Optomter (CTU16) 5-52 5-36 Down Counter (CTU16) 5-55	5-15	Example Data Block - DB0.DB0	5-01
5-16 Normally Open Input 5-40 5-17 Output Coil 5-40 5-18 NOT 5-41 5-19 Midline Output Connector 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-43 5-23 Reset/Set Flip-Flop (RS) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-51 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTUD) 5-54	5-14 5-15		5-38
5-16 Normally Closed input 5-40 5-17 Output Coil 5-40 5-18 NOT 5-41 5-19 Midline Output Connector 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-42 5-23 Reset/Set Flip-Flop (RS) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TOR) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Down Counter (CTD16) 5-53 5-36 Down Counter (CTD16) 5-53	5-15	Normally Open Input	5-40
5-17 Output Coll 5-40 5-18 NOT 5-41 5-19 Midline Output Connector 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-42 5-23 Reset/Set Flip-Flop (SR) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Dp Counter (CTU16) 5-55 5-36 Down Counter (CTUD) 5-54 5-37 Up/Down Counter (CTUD) 5-55	5-10		5-40
5-18 NOT 5-41 5-19 Midline Output Connector 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-42 5-23 Reset/Set Flip-Flop (RS) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TOR) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTUD) 5-54 5-37 Up/Down Counter (CTUD) 5-54 5-38 Bit Shift Register (SHIFT) 5-55 <td>5-17</td> <td></td> <td>5-40</td>	5-17		5-40
5-19 Midline Output Connector 5-41 5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-42 5-23 Reset/Set Flip-Flop (RS) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Down Counter (CTU16) 5-53 5-36 Down Counter (CTUD) 5-54 5-38 Bit Shift Register (SHIFT) 5-55 6-1 Encoder Signals 6-2 6-2 Operating Controls for Incremental Encoders<	5-18		5-41
5-20 MOVE 5-41 5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-43 5-23 Reset/Set Flip-Flop (RS) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTU0) 5-54 5-37 Up/Down Counter (CTU0) 5-54 5-38 Bit Shift Register (SHIFT) 5-55 6-1 Encoder Signals 6-2 6-2 Operating Controls for Incremental Encoders	5-19		5-41
5-21 Convert Integer to Double Integer (I_DI) 5-42 5-22 Set/Reset Flip-Flop (SR) 5-42 5-23 Reset/Set Flip-Flop (RS) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTUD) 5-54 5-38 Bit Shift Register (SHIFT) 5-55 6-1 Encoder Signals 6-2 6-2 Operating Controls for Incremental Encoders 6-3 6-3 Example Declaration for the Application FB, Encoder Structure 6-4	5-20	MOVE	5-41
5-22 Set/Heset Flip-Flop (SR) 5-42 5-23 Reset/Set Flip-Flop (RS) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTUD) 5-54 5-38 Bit Shift Register (SHIFT) 5-55 6-1 Encoder Signals 6-2 6-2 Operating Controls for Incremental Encoders 6-3 6-3 Example Declaration for the Application FB, Encoder Structure 6-4 7-1 Status LED Definitions 7-2 7-2	5-21	Convert Integer to Double Integer (I_DI)	5-42
5-23 Reset/Set Flip-Flop (RS) 5-43 5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTU16) 5-54 5-37 Up/Down Counter (CTUD) 5-54 5-38 Bit Shift Register (SHIFT) 5-55 6-1 Encoder Signals 6-2 Operating Controls for Incremental Encoders 6-3 6-3 Example Declaration for the Application FB, Encoder Structure 6-4 7-1 Status LED Definitions 7-2 7-2 Assignments of	5-22	Set/Reset Flip-Flop (SR)	5-42
5-24 Midline Output Connector 5-43 5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-49 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTUD) 5-54 5-37 Up/Down Counter (CTUD) 5-54 5-38 Bit Shift Register (SHIFT) 5-55 6-1 Encoder Signals 6-2 6-2 Operating Controls for Incremental Encoders 6-3 6-3 Example Declaration for the Application FB, Encoder Structure 6-4 7-1 Status LED Definitions 7-2 7-2 Assignments of Diagnostic Data Record 0 7-4 7-	5-23	Reset/Set Flip-Flop (RS)	5-43
5-25 Midline Output Connector 5-44 5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTUD) 5-54 5-37 Up/Down Counter (CTUD) 5-55 6-1 Encoder Signals 6-2 6-2 Operating Controls for Incremental Encoders 6-3 6-3 Example Declaration for the Application FB, Encoder Structure 6-4 7-1 Status LED Definitions 7-2 7-2 Assignments of Diagnostic Data Record 0 7-4 7-3 Assignments of Diagnostic Data Record 128 7-6	5-24	Midline Output Connector	5-43
5-26 Positive Edge Detection (POS) 5-44 5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTUD) 5-54 5-37 Up/Down Counter (CTUD) 5-55 6-1 Encoder Signals 6-2 6-2 Operating Controls for Incremental Encoders 6-3 6-3 Example Declaration for the Application FB, Encoder Structure 6-4 7-1 Status LED Definitions 7-2 7-2 Assignments of Diagnostic Data Record 0 7-4 7-3 Assignments of Diagnostic Data Record 1 7-5 7-4 Assignments of Diagnostic Data Record 128 7-6	5-25	Midline Output Connector	5-44
5-27 Negative Edge Detection (NEG) 5-45 5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTUD) 5-54 5-37 Up/Down Counter (CTUD) 5-54 5-38 Bit Shift Register (SHIFT) 5-55 6-1 Encoder Signals 6-2 6-2 Operating Controls for Incremental Encoders 6-3 6-3 Example Declaration for the Application FB, Encoder Structure 6-4 7-1 Status LED Definitions 7-2 7-2 Assignments of Diagnostic Data Record 0 7-4 7-3 Assignments of Diagnostic Data Record 1 7-5 7-4 Assignments of Diagnostic Data Record 128 7-6	5-26	Positive Edge Detection (POS)	5-44
5-28 Compare Function (CMP) 5-45 5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTUD) 5-54 5-37 Up/Down Counter (CTUD) 5-54 5-38 Bit Shift Register (SHIFT) 5-55 6-1 Encoder Signals 6-2 6-2 Operating Controls for Incremental Encoders 6-3 6-3 Example Declaration for the Application FB, Encoder Structure 6-4 7-1 Status LED Definitions 7-2 7-2 Assignments of Diagnostic Data Record 0 7-4 7-3 Assignments of Diagnostic Data Record 1 7-5 7-4 Assignments of Diagnostic Data Record 128 7-6	5-27	Negative Edge Detection (NEG)	5-45
5-29 FM 352-5 Library FBs 5-46 5-30 Binary Scaler (BiScale) 5-47 5-31 Pulse Timer (TP) 5-48 5-32 On-Delay Timer (TON) 5-49 5-33 Off-Delay Timer (TOF) 5-50 5-34 Clock Pulse Generator (CP_Gen) 5-51 5-35 Up Counter (CTU16) 5-52 5-36 Down Counter (CTUD) 5-54 5-37 Up/Down Counter (CTUD) 5-54 5-38 Bit Shift Register (SHIFT) 5-55 6-1 Encoder Signals 6-2 6-2 Operating Controls for Incremental Encoders 6-3 6-3 Example Declaration for the Application FB, Encoder Structure 6-4 7-1 Status LED Definitions 7-2 7-2 Assignments of Diagnostic Data Record 0 7-4 7-3 Assignments of Diagnostic Data Record 1 7-5 7-4 Assignments of Diagnostic Data Record 128 7-6	5-28	Compare Function (CMP)	5-45
5-30Binary Scaler (BiScale)5-475-31Pulse Timer (TP)5-485-32On-Delay Timer (TON)5-495-33Off-Delay Timer (TOF)5-505-34Clock Pulse Generator (CP_Gen)5-515-35Up Counter (CTU16)5-525-36Down Counter (CTD16)5-535-37Up/Down Counter (CTUD)5-545-38Bit Shift Register (SHIFT)5-556-1Encoder Signals6-26-2Operating Controls for Incremental Encoders6-36-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	5-29	FM 352-5 Library FBs	5-46
5-31Pulse Timer (TP)5-485-32On-Delay Timer (TON)5-495-33Off-Delay Timer (TOF)5-505-34Clock Pulse Generator (CP_Gen)5-515-35Up Counter (CTU16)5-525-36Down Counter (CTD16)5-535-37Up/Down Counter (CTUD)5-545-38Bit Shift Register (SHIFT)5-556-1Encoder Signals6-26-2Operating Controls for Incremental Encoders6-36-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	5-30	Binary Scaler (BiScale)	5-47
5-32On-Delay Timer (TON)5-495-33Off-Delay Timer (TOF)5-505-34Clock Pulse Generator (CP_Gen)5-515-35Up Counter (CTU16)5-525-36Down Counter (CTD16)5-535-37Up/Down Counter (CTUD)5-545-38Bit Shift Register (SHIFT)5-556-1Encoder Signals6-26-2Operating Controls for Incremental Encoders6-36-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	5-31	Pulse Timer (TP)	5-48
5-33Off-Delay Timer (TOF)5-505-34Clock Pulse Generator (CP_Gen)5-515-35Up Counter (CTU16)5-525-36Down Counter (CTD16)5-535-37Up/Down Counter (CTUD)5-545-38Bit Shift Register (SHIFT)5-556-1Encoder Signals6-26-2Operating Controls for Incremental Encoders6-36-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	5-32	On-Delay Timer (TON)	5-49
5-34Clock Pulse Generator (CP_Gen)5-515-35Up Counter (CTU16)5-525-36Down Counter (CTD16)5-535-37Up/Down Counter (CTUD)5-545-38Bit Shift Register (SHIFT)5-556-1Encoder Signals6-26-2Operating Controls for Incremental Encoders6-36-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	5-33	Off-Delay Timer (TOF)	5-50
5-35Up Counter (CTU16)5-525-36Down Counter (CTD16)5-535-37Up/Down Counter (CTUD)5-545-38Bit Shift Register (SHIFT)5-556-1Encoder Signals6-26-2Operating Controls for Incremental Encoders6-36-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	5-34	Clock Pulse Generator (CP_Gen)	5-51
5-36Down Counter (CTD16)5-535-37Up/Down Counter (CTUD)5-545-38Bit Shift Register (SHIFT)5-556-1Encoder Signals6-26-2Operating Controls for Incremental Encoders6-36-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	5-35	Up Counter (CTU16)	5-52
5-37Up/Down Counter (CTUD)5-545-38Bit Shift Register (SHIFT)5-556-1Encoder Signals6-26-2Operating Controls for Incremental Encoders6-36-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	5-36	Down Counter (CTD16)	5-53
5-38Bit Shift Register (SHIFT)5-556-1Encoder Signals6-26-2Operating Controls for Incremental Encoders6-36-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	5-37	Up/Down Counter (CTUD)	5-54
6-1Encoder Signals6-26-2Operating Controls for Incremental Encoders6-36-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	5-38	Bit Shift Register (SHIFT)	5-55
6-2Operating Controls for Incremental Encoders6-36-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	6-1	Encoder Signals	6-2
6-3Example Declaration for the Application FB, Encoder Structure6-47-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	6-2	Operating Controls for Incremental Encoders	6-3
7-1Status LED Definitions7-27-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	6-3	Example Declaration for the Application FB, Encoder Structure	6-4
7-2Assignments of Diagnostic Data Record 07-47-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	7-1	Status LED Definitions	7-2
7-3Assignments of Diagnostic Data Record 17-57-4Assignments of Diagnostic Data Record 1287-6	7-2	Assignments of Diagnostic Data Record 0	7-4
7-4 Assignments of Diagnostic Data Record 128	7-3	Assignments of Diagnostic Data Record 1	7-5
	7-4	Assignments of Diagnostic Data Record 128	7-6

Tables

7-5	Encoder Wire Break Diagnostic	7-7
8-1	User Data Input and Output Bytes in Normal Mode	8-4
8-2	User Data Input and Output Bytes in Debug Mode	8-4
8-3	Control Bytes and Status Bytes for the FM 352-5	8-5
8-4	Bit Definitions of the Control and Status Bytes	8-5
8-5	Encoder Status Byte 1	8-6
8-6	Encoder Status Byte 2	8-6
8-7	Encoder Control Byte	8-6
8-8	Power Supply Status Byte	8-7
8-9	SSI Encoder Status Byte	8-7
8-10	MMC Status Byte	8-7
A-1	Resources of FPGA Used by Instructions	A-12
B-1	Parts for the FM 352-5 Module	B-1
B-2	Spare Parts for the FM 352-5 Module	B-1
B-3	Recommended Parts for the FM 352-5 Module	B-2

Product Overview

Chapter Overview

Section	Description	Page
1.1	Functions of the FM 352-5 Module	1-2
1.2	Physical Features of the Module	1-4
1.3	System Configurations	1-6
1.4	Modes of Operation	1-7
1.5	Overview of Basic Tasks	1-8

1

1.1 Functions of the FM 352-5 Module

Overview

The FM 352-5 is a high-speed Boolean coprocessor that allows you to provide independent and extremely fast control of a process within a larger control system.

The FM 352-5 module can be configured to operate in the following ways:

- The FM 352-5 module can operate in a coprocessor configuration within an S7 programmable controller system. In this configuration, the FM 352-5 exchanges input/output data, and status and control information with the master CPU, as shown in Figure 1-1.
- In a distributed configuration, the FM 352-5 module functions as a module of an ET200M normal PROFIBUS-DP slave to an S7 or non-S7 master.
- The FM 352-5 module can also operate as a stand-alone controller independently of any PLC system.

The FM 352-5 module uses an onboard processor, a Field Programmable Gate Array (FPGA), to execute code in parallel rather than sequentially as standard programmable controllers do. This type of execution results in extremely fast and stable scan times.

The module controls a number of built-in input and output points (up to 15 inputs and 8 outputs). In addition to the normal I/O points, the module can support one of three encoder types (incremental differential, 24 V single-ended, and SSI absolute encoders). If you select either the SSI encoder or the differential encoder, then the 24-V encoder inputs are available for use as discrete inputs (numbers 8 to 11). If you do not use any of the encoder interfaces, the differential pins are available to provide three discrete differential inputs (numbers 12, 13, and 14).



Figure 1-1 FM 352-5 Operation in Coprocessor Configuration

Configuring the Hardware

You configure the FM 352-5 module using the FM 352-5 Configuration software with the standard Hardware Configuration application of STEP 7. The hardware configuration dialogs for the FM 352-5 module allow you to set the following properties and parameters:

- Address assignments, where you can use the S7 system default assignments, or select your own addresses (with CPUs that support address selection).
- Programming parameters, where you specify the FB and DB numbers to be used to store the program, and where you select the operating mode.
- Operational parameters, such as interrupts, input filtering, module diagnostics, output diagnostics, encoder parameters, and others.

Programming the FM 352-5

You program the FM 352-5 module using the FM 352-5 Configuration software with the STEP 7 LAD/FBD editor (version 5.1, SP2 or greater). The FM 352-5 software provides a library of special instructions for the Program Elements catalog.

The library of function blocks (FBs) for the FM 352-5 includes timers, counters, shift registers, a binary scaler, and a clock pulse generator that are intended for use only with the FM 352-5 module. In addition, you will be able to select a subset of the standard STEP 7 bit-logic instructions, such as contacts and coils, as you create your program. The FM 352-5 instructions are described in Chapter 5.

You write your program in an Application FB. Using the FM 352-5 Configuration software and STEP 7, the program is compiled, then copied into a Micro Memory Card (MMC) for non-volatile storage. The MMC is installed in the slot on the front of the module. When the FM 352-5 module is powered up, the stored program is retrieved from the MMC and the module executes the program from that image.

Operating Characteristics

The FM 352-5 module executes its program independently of the master CPU. The inputs and outputs of the process controlled by the module are local and cannot be accessed directly by the master CPU. However, the user program of the CPU transfers control commands and configuration parameters to the FM 352-5 module over the I/O bus and evaluates the status information returned by the module.

The FM 352-5 module has the following operating characteristics:

- Recording and control of fast processes (for example, high-speed inspection & rejection systems, or control of high-speed machines in the packaging, food & beverage, tobacco, and personal care product industries).
- Data exchange with the CPU user program (when used in a coprocessor configuration). The S7 CPU has access to 16 bytes of input and 16 bytes of output data to permit transfer of control information, count values, counter preset values, and status information using a special Interface FB (Function Block) to coordinate the data exchange (see Figure 1-1).

1.2 Physical Features of the Module

Status Indicators

Figure 1-2 shows the status indicators on the faceplate of the FM 352-5 module.



Figure 1-2 Main Features of the FM 352-5 Module

Other Physical Features

Other features found on the module, as shown in Figure 1-2, include the following:

- Three-position switch to set the operating mode of the module
- Slot for the Micro Memory Card (MMC), which stores the program in non-volatile memory
- Removable terminal connector for wiring inputs and outputs

Front Connector

The removable front connector allows the following connection options:

- 24 V digital inputs: 8 inputs, up to 12 inputs if the 24 V encoder is not connected
- 24 V digital outputs: 8 outputs
- Connections for 24 V user-supplied power
- Encoder signals: an incremental encoder (RS-422), an SSI absolute encoder, or a 24 V single-ended encoder
- 5 V and 24 V connections to supply power to the encoders

Wiring Diagram

A simplified wiring diagram is provided on the inside of the terminal connector door, as shown in Figure 3-1.

Labeling Strip

Enclosed with the module is a labeling strip for identifying the signals connected to the terminal connector. The labeling strip is inserted into the recessed space on the front of the connector door.

Micro Memory Card (MMC)

The Micro Memory Card stores the program files in non-volatile memory, and installs in the slot on the front of the FM 352-5 module. An MMC with 256 Kbytes of memory or greater is required for FM 352-5 operation. The FPGA derives its program code from the MMC at power-up, memory reset, or when an MMC is installed with a new program.

1.3 System Configurations

Figure 1-3 shows some possible system configurations with the FM 352-5. The control program is developed in the STEP 7 environment with the FM 352-5 Configuration software. The FM 352-5 module can operate: 1 in an S7 system, 2 in a stand-alone configuration, or 3 in a distributed system (with an S7 or non-S7 master), using PROFIBUS communications.



Figure 1-3 Examples of System Configurations

1.4 Modes of Operation

Debug Mode

In order to test your application program before putting the FM 352-5 module into operation, setting the module for Debug mode allows you to use the program monitoring and testing tools available in STEP 7. This Debug mode is possible only with an S7 CPU (S7-314 or greater due to memory restrictions) or the S7 PLC Simulator (S7-PLCSIM). Figure 1-4 shows the FM 352-5 in a debug configuration.



Figure 1-4 System Configuration for Debugging your Program

In Debug mode, the S7 CPU executes the debug FB, while the FM 352-5 module makes its inputs and outputs directly available to the S7 CPU, allowing you to simulate the program at lower speed and check wiring.

Normal Mode

After fully testing the application program in Debug mode, you compile the program to an FPGA image and download the program and module parameter data into the module. You can then put the FM 352-5 module into Normal mode operation.

If a master CPU is controlling the FM 352-5 module, the main control program signals the FM 352-5 to begin RUN mode or go to STOP mode through the Interface FB, as long as the mode selector switch on the module is set to RUN.

In a stand-alone configuration, the module executes its program when you power up the module and set the selector switch to RUN.

Response Time during Program Execution

As noted before, the response time of the FM 352-5 is extremely fast. In normal mode operation, the response time is measured as the elapsed time from the change of an input until the setting of an output.

The calculated response time consists of the following components:

- Input delay (circuit delay + filter delay)
- Program execution time (1 µs)
- Output circuit delay

1.5 Overview of Basic Tasks

Figure 1-5 provides a summary of the basic tasks required to install, configure, program, and operate the FM 352-5 module when configured to operate in an S7 system.



Figure 1-5 Basic Tasks to Set Up and Operate the FM 352-5

2

Installing and Removing the FM 352-5

Chapter Overview

Section	Description	Page
2.1	Installation Rules	2-2
2.2	Installation in an S7-300 System	2-3
2.3	Installation in a Stand-Alone System	2-4

2.1 Installation Rules

Planning the Mechanical Installation

For operating the FM 352-5 module in an S7-300 system, information on the options of mechanical installation and how you must proceed during the project planning can be found in the *S7-300 Programmable Controller Hardware and Installation Manual*. Only supplementary information is given in this chapter.

The remainder of this section and section 2.2 refer to S7-300 system installation. Section 2.3 describes installation in a stand-alone system.

Installation of the Rail

Horizontal installation of the rail is preferable.

If you install the rail vertically, take into consideration the restrictions on ambient temperature, a maximum of 40 $^{\circ}$ C (104 $^{\circ}$ F).

Configuring the Mechanical Layout

If the FM 352-5 module is to be configured for operation in an S7-300 system, observe the following rules when planning the mechanical installation of your controller system:

• The maximum number of modules is restricted by the length of the rail and the width of the modules.

The FM 352-5 takes up 80 mm (3.15 in) of space.

• The number of modules that can be installed to the right of the CPU is limited by the sum of their current consumptions from the S7-300 backplane bus.

The current consumption of the FM 352-5 from the backplane bus is 100 mA.

• The FM 352-5 can be mounted at any location for I/O modules on the rail.

Tools Required

To install or remove the FM 352-5, you need a 4.5 mm (0.18 in) slot screwdriver. To wire the terminal connector block, you need a 3 mm (0.12 in) slot screwdriver.

2.2 Installation in an S7-300 System

Installing the FM 352-5

The following procedure describes how to mount the FM 352-5 onto the rail of an S7-300 controller system. For further information about the installation of modules, refer to the *S7-300 Programmable Controller Hardware and Installation Manual*.

- 1. Plug the bus interconnector onto the bus connector of the module to the left of the FM 352-5. (The bus connector is on the back of the module, and you may need to loosen the module first.)
- 2. If additional modules are to be mounted to the right, then first plug the bus interconnector of the next module onto the right bus connector of the FM 352-5.

If the FM 352-5 is the last module in the row, do not attach a bus interconnector.

- 3. Hook the module onto the rail, slide it as far as the module on the left, and swing it down into place.
- 4. Tighten the two screws on the bottom of the FM 352-5, applying a torque of between 0.8 and 1.1 Nm, to secure the module to the rail.
- 5. After installing the module, you can assign a slot number to the FM 352-5. Slot labels are supplied with the CPU.

Refer to the *S7-300 Programmable Controller Hardware and Installation Manual* for instructions on how to assign and apply slot numbers to the modules.

Removing the FM 352-5

The following procedure describes how to dismount the FM 352-5 from the rail of an S7-300 controller system. For further information about removing modules, refer to the *S7-300 Programmable Controller Hardware and Installation Manual*.

- 1. Set the CPU to the STOP mode with the operating mode switch.
- 2. Turn off or disconnect all power to the FM 352-5 module.
- 3. Open the hinged front door on the right of the module.
- 4. Unscrew the fixing screw of the front connector with a 3-mm screwdriver, then pull it out while holding the grips at the top and bottom. Pull firmly to release the latching tabs.
- 5. Remove the group 1 power connection under the door on the left of the module. This is a removable connector.
- 6. Unscrew the two module fixing screws at the bottom of the module, using a 4.5-mm screwdriver.
- 7. Swing the module up and off the rail.

2.3 Installation in a Stand-Alone System

Mechanical Installation

For a stand-alone system, it is recommended that you follow the same basic installation guidelines and mechanical requirements that are specified for an S7-300 system. This installation system meets the safety requirements and provides the grounding, mechanical support, and resistance to vibration to help ensure proper operation of the FM 352-5 module.

Refer to the *S7-300 Programmable Controller Hardware and Installation Manual* for further information about the mounting of rails and the installation of modules.

Note

If the FM 352-5 module senses that another module is connected next to it on the rail with an S7-300 bus connector, the FM 352-5 module will not enter stand-alone mode. To ensure stand-alone operation, do not install a bus connector to either side of the FM 352-5 module.

Providing the Power Supplies

If you use the S7-300 rail for your stand-alone installation, you can connect an S7-300 power supply to the rail to provide the primary power source for the module logic circuitry. Connect wiring from the S7-300 power supply to the 1L/1M power terminal on the bottom left side of the FM 352-5 module.

Otherwise, you will need to provide power to the module using an external 24 VDC power supply connected to the 1L/1M power terminal on the bottom left side of the module, under the protective door. A removable connector is supplied with the module to simplify installation and removal of the power supply wiring.

You will also need to wire power for the I/O circuitry and the encoder interface, if used. Refer to Chapter 3 for more information about wiring the external power supplies.

3

Wiring the FM 352-5

Chapter Overview

Section	Description	Page
3.1	General Rules and Regulations	3-2
3.2	Terminal Assignments of the Front Connector	3-4
3.3	Wiring the Module	3-7
3.4	Connecting Encoder Cables	3-8

3.1 General Rules and Regulations

Introduction

When operating the FM 352-5 as a component part of a plant or system, certain rules and regulations have to be followed depending on where the device is to be used.

This chapter provides an overview of the most important rules you have to observe when integrating the FM 352-5 in a plant or system.

Specific Applications

Note the safety and accident prevention regulations that apply to specific applications (for example, machine protection guidelines).

Emergency Stop Devices

Emergency stop devices complying with IEC 204 (which corresponds to DIN VDE 113) must remain effective in all the operating modes of the plant or system.

Startup of the System after Specific Events

The following table tells you what you should do when the system starts up after the occurrence of specific events.

lf	Then
Startup follows a voltage drop or failure Startup of the FM 352-5 follows an interruption of bus communication	No dangerous operating states must occur. If necessary, force an emergency stop.
Startup follows unlocking of the emergency stop device	There must not be an uncontrolled or undefined start-up.

Line Voltage

The following table tells you what you have to do with regard to the line voltage.

With	Guidelines
Permanently installed plants or systems without all-pole line disconnect switches	There must be a line disconnect switch or a fuse in the building installation system.
Load power supplies, power supply modules	The set rated voltage range must correspond to the local line voltage.
All circuits of the FM 352-5	Any fluctuations in the line voltages or deviations from the rated value must be within the permitted tolerances (see Section A.4)

24 VDC Supply

The following table tells you what you have to do with regard to the 24 VDC supply.

With	Pay At	ttention to	
Buildings	Outdoor lightning protection	Take lightning protection precautions	
24 VDC supply lines, signal lines	Indoor lightning protection (for example, lightning conductors)		
24 VDC supply	Safe (electrical) isolation of extra-low voltage		

Protection against Outside Electrical Influences

The following table tells you what to do to provide protection against electrical influences or faults.

With	Make Sure That
All plants or systems in which the FM 352-5 is integrated	The plant or system is connected to a protective conductor for diverting electromagnetic interference.
Supply, signal, and bus lines	The wiring arrangement and installation are correct.
Signal and bus lines	Any break of a line or conductor does not result in undefined states of the plant or system.

3.2 Terminal Assignments of the Front Connector

View of the Terminal Connector and Cover Label

The inputs, outputs, encoder signals, and input/output power supply wiring are all connected to the 40-pin terminal connector, which installs under the hinged door. On the bottom left side of the module, under a hinged cover door, are the $1L_+$ and 1M terminal connections for the 24 VDC power supply wiring for the module logic circuitry. This connection, together with $2L_+/2M$, are the minimum wiring connections required to start up the FM 352-5 module.

Figure 3-1 shows the front of the module, the removable terminal connector, and the inside of the connector door with the wiring assignments.



Figure 3-1 Front Terminal Connector of the FM 352-5

Terminal Connector Assignments

Table 3-1 lists each circuit on the left side of the terminal connector, pins 1 through 20, and the assignment for each connection.

Pin #	I/O	Name	Function	LED
1		2M	Ground for section 2 - input/output circuitry	—
2	Input	10	Input	Green
3	Input	1	Input	Green
4	Input	12	Input	Green
5	Input	13	Input	Green
6	Input	4	Input	Green
7	Input	15	Input	Green
8	Input	16	Input	Green
9	Input	17	Input	Green
10		2M	Ground for section 2 - input/output circuitry	—
11	Output	QO	Sinking output	Green
12	Output	Q 1	Sinking output	Green
13	Output	Q 2	Sinking output	Green
14	Output	Q 3	Sinking output	Green
15	Output	Q 4	Sinking output	Green
16	Output	Q 5	Sinking output	Green
17	Output	Q 6	Sinking output	Green
18	Output	Q 7	Sinking output	Green
19		2L+	Power for section 2 - input/output circuitry	—
20		2M	Ground for section 2 - input/output circuitry	

Table 3-1 Terminal Connector Assignments, Pins 1 to 20

Table 3-2 lists each circuit on the right side of the terminal connector, pins 21 through 40, and the assignment for each connection.

Only one encoder interface can be selected and operated at a time. If you select either the SSI encoder or the 5 V differential encoder, then the 24-V inputs (pins 36 through 39) are available for use as discrete inputs (8 through 11). If you select no encoder interface, then pins 26 through 31 are available for use as 5 V differential discrete inputs (12, 13, and 14) in addition to the 24-V inputs (pins 36 through 39).

D: //			Encoder Function				
Pin #	1/0	Name	5 V Encoder	SSI Master	SSI Listen	24 V Encoder	LED
21		3L+	Power for section 3 - encoder circuitry				
22		ЗM	Gi	Ground for section 3 – encoder circuitry			
23		ЗM	Gi	Ground for section 3 – encoder circuitry			
24	Output	5V Out		5.2 V encoder supply			Red
25	Output	24V Out		24 V enco	der supply		Red
26	Input	Encoder	Phase A	<u>Master</u> SSI D (data)	<u>Listen</u> SSI D (data)	l 12+	
27	Input	Encoder	Phase A (inverse)	SSI D (data inverse)	SSI D (data inverse)	l 12-	
28	Input	Encoder	Phase B	l 13+	SSI CK (shift clock)	l 13+	
29	Input	Encoder	Phase B (inverse)	l 13-	SSI <u>CK</u> (shift clock inverse)	l 13-	
30	Input	Encoder	Marker N	l 14+	l 14+	l 14+	
31	Input	Encoder	Marker N (inverse)	l 14-	l 14-	l 14-	
32	Output	Encoder	_	SSI CK (shift clock)			
33	Output	Encoder	_	SSI <u>CK</u> (shift clock inverse)	—	—	
34			_	—	—	—	
35	—	—	_	—	—	—	
36	Input	18	18	18	18	18	Green
37	Input	19	19	19	19	Phase A	Green
38	Input	l 10	l 10	l 10	l 10	Phase B	Green
39	Input	l 11	l 11	l 11	l 11	Marker N	Green
40		ЗM	Ground for section 3 – encoder circuitry				

Table 3-2 Terminal Connector Assignments, Pins 21 to 40

3.3 Wiring the Module

Wiring the Front Connector

To attach the signal wires of your process to the terminal connector of the FM 352-5 module, follow these steps:

1. If you want to route the wires out at the bottom of the module, start at terminal 40 or 20. Connect the wires to the terminals in alternating order; that is, terminals 39, 19, 38, 18, and so on to terminals 21 and 1 at the top of the block.

If you want to route the wires out at the top of the module, start at terminal 1 or 21. Connect the wires to the terminals in alternating order; that is, terminals 2, 22, 3, 23, and so on to terminals 20 and 40 at the bottom of the block.

- 2. Tighten the screws of any terminals that are not wired.
- 3. Attach the cable strain-relief assembly around the bundle of wires and the strain-relief anchor at the top or bottom of the front connector.
- 4. Pull the strain-relief assembly tight. Push the retainer on the strain-relief assembly in to the left; this will improve utilization of the available space.
- 5. Insert the terminal connector block into the recessed slot in the front of the module. Rail guides are keyed to prevent the terminal block from being inserted upside down.
- 6. Tighten the screw in the middle of the terminal block to ensure that the block is properly seated and connected to the terminal pins in the module.
- 7. Close the front door.
- 8. Use the labeling strip to identify the signal of each wire connected to the terminal block.
- 9. Slide the labeling strip into the guides on the front door.

Wiring the Power Supplies

Power supply 1L provides 5 VDC power for the module's logic circuitry. Connect your 24 VDC power supply to the 1L and 1M terminals on the bottom left side of the module under the door, as shown in Figure 3-1.

Power supply 2L powers the input and output circuitry (I 0 to I 7 and Q 0 to Q 7) in the module. Connect your 24 VDC power supply to the 2L and 2M terminal connections shown in Table 3-1 to provide this power source.

Power supply 3L powers the encoder interface circuitry (I 8 to I 14). It also provides a 24 V and a 5.2 V current-limited supply to power the encoders. Only one of the output supplies can be used at a time. Connect your 24 VDC power supply to the 3L and 3M terminal connections shown in Table 3-1 to provide this power source.

3.4 Connecting Encoder Cables

Figure 3-2 shows the pin assignments for an incremental encoder cable available from Siemens and the corresponding connections to the terminal block on the FM 352-5 for the 5 V encoder interface. The last four characters of the order number specify the cable length.



Figure 3-2 Wire Connections for 5 V Encoder from Incremental Encoder Cable

Figure 3-3 shows the pin assignments for an incremental encoder cable available from Siemens and the corresponding connections to the terminal block on the FM 352-5 for the 24 V encoder interface. The last four characters of the order number specify the cable length.



Figure 3-3 Wire Connections for 24 V Encoder from Incremental Encoder Cable

Figure 3-4 shows the pin assignments for an SSI encoder cable available from Siemens and the corresponding connections to the terminal block on the FM 352-5 for the SSI encoder interface. The last four characters of the order number specify the cable length.

Pin*	Signal	Color	SSI Master	SSI Listen
2	CLS	Black	32 CK	28 B
1	CLS	Brown	33 CK	29 B
3	DAT	Blue	26 D	26 D
4	DAT	Violet	27 D	27 D
8	Count directior	Red		
			24 DC5V	24 DC5V
11	P-Encoder	White-Red	25 DC24V	25 DC24V
12	M-Encoder	White-Yellow	23 3M	23 3M
Insulate	ed	Yellow		
Insulated		Orange		
Insulated		Green		
Insulated		White-Blue		
Insulate	d	White-Black		
Casing		Outside shield	Shield contact	- Shield contac

Figure 3-4 Wire Connections for SSI Encoder from SSI Encoder Cable

The SSI encoder interface can support a maximum of one Master and one Listen module.

Note

Connect the P-Encoder wire to the appropriate power terminal, DC5V or DC24V, as required by your encoder to the master FM 352-5 module.

If the SSI Master or SSI Listen device is not an FM 352-5 module, connect the wiring to that device as recommended by that device's user manual.

3.5 Connecting Shielded Cables via a Shield Contact Element

Application

Using the shield contact element you can easily connect all the shielded cables of S7 modules to ground by directly connecting the shield contact element to the rail.

Design of the Shield Contact Element

The shield contact element consists of the following parts:

- A fixing bracket with two bolts for attaching the shield terminals to the rail (Order No.: 6ES7 390-5AA00-0AA0)
- The shield terminals

Depending on the cable cross-sections used, use one of the shield terminals listed in Table 3-3.

Table 3-3 Assignment of Cable Cross-Sections and Terminal Element	signment of Cable Cross-Sections and Terminal Elemer	nts
---	--	-----

Cable with Shield Diameter	Shield Terminal Order No.:
2 cables with a shield diameter of 2 to 6 mm (0.08 to 0.23 in.) each	6ES7 390-5AB00-0AA0
1 cable with a shield diameter of 3 to 8 mm (0.12 to 0.31 in.)	6ES7 390-5BA00-0AA0
1 cable with a shield diameter of 4 to 13 mm (0.16 to 0.51 in.)	6ES7 390-5CA00-0AA0

The shield contact element is 80 mm (3.15 in.) wide with space for two rows each with 4 shield terminals.
Installing the Shield Contact Element

Install the shield contact element as follows:

- 1. Push the two bolts of the fixing bracket into the guide on the underside of the rail. Position the fixing bracket under the modules to be wired.
- 2. Bolt the fixing bracket tightly to the rail.
- 3. The shield terminal has a slotted web on the bottom side. Place the shield terminal at this position onto edge A or edge B of the fixing bracket. Press the shield terminal down and swing it into the desired position (see Figure 3-5).

You can attach up to four terminal elements on each of the two rows of the shield contact element bracket.



Figure 3-5 Attaching Shielded Cables to Shield Contact Element

Attaching Cables

You can only attach one or two shielded cables per shield terminal (see Figure 3-5 and Table 3-3). The cable is connected by its bare cable shield. There must be at least 20 mm (0.78 in.) of bare cable shield. If you need more than 4 shield terminals, start wiring at the rear row of the shield contact element.

Tip: Use a sufficiently long cable between the shield terminal and the front connector. You can thus remove the front connector without the need to also remove the shield terminal.

4

Configuring the FM 352-5

Chapter Overview

Section	Description	Page
4.1	Installing the Configuration/Programming Software	4-2
4.2	Overview of Hardware Configuration	4-4
4.3	Setting Up the Hardware Configuration	4-5
4.4	Assigning Properties and Parameters	4-7
4.5	Selecting Input Filters	4-13
4.6	Checking the Consistency of Program and Configuration	4-15
4.7	Saving and Compiling the Hardware Configuration	4-16
4.8	Programming Control	4-17

-

-

4.1 Installing the Configuration/Programming Software

Contents of the CD-ROM Package

The CD-ROM for the FM 352-5 module contains the following items:

- FM 352-5 Hardware Configuration software (including help files and compiler)
- FM 352-5 library of function blocks (FBs) and associated help files
- User manual in PDF format
- GSD file (contains module parameter data for non-S7 masters)
- Example programs
- S7-PLCSIM (software package that simulates S7 CPUs for testing program execution; refer to the online S7-PLCSIM user manual and help system for complete information on how to use the software.)

Hardware Requirements

The FM 352-5 Hardware Configuration software and the associated files are intended to work with SIMATIC STEP 7. If your computer meets the hardware requirements to support STEP 7, then your computer will also support the installation of the FM 352-5 Hardware Configuration software.

The FM 352-5 Hardware Configuration software operates with Windows 98, Windows NT and Windows 2000.

Starting the Installation Setup

The setup utility installs the software components in the same manner as STEP 7 and other STEP 7 components. Select the language you want to use for the installation process, and follow the instructions as they appear on screen.

FM 352-5 Function Block Library

After installing the software, you will find an FM 352-5 Library of FBs in the Program Elements of the STEP 7 LAD/FBD editor. The FB library includes timers, counters, shift registers, and other instructions that are intended for use only with the FM 352-5 module. Some of these FBs have 16-bit and 32-bit versions of the same function. In addition, you can select a subset of the standard STEP 7 bit-logic instructions, such as contacts and coils as you create your program (see Figures 5-2 and 5-3).

When you have created a project in the STEP 7 environment for your control process, you can copy any of the FBs that you intend to use from the Program Elements to the blocks directory of your project. You can also insert them later as needed while you are creating your program.

Using STEP 7 with the FM 352-5

To configure, program, and operate the FM 352-5 module, you use STEP 7 and the FM 352-5 Configuration software to perform the following functions:

- Set up the hardware configuration for your project
- Set the parameters of the FM 352-5
- Create, edit, or debug your control program
- Download the program to the FM 352-5 module
- Copy the program to the micro memory card (MMC)
- Set the operating mode of the PLC and/or the module
- Monitor the status of the running program

4.2 Overview of Hardware Configuration

Basic Steps for Installing and Configuring the FM 352-5 Module

Figure 4-1 shows a summary of the basic steps required to install and configure the FM 352-5 module in an S7-300 system. (The FM 352-5 module can also be installed in a distributed system using an ET 200M station with an IM153-1 or IM153-2 module, but this chapter uses an S7-300 system as an example for the sake of simplicity.)

These steps are described in this chapter.

Creating the Hardware Configuration		
Create a new project (see Section 4.3).		
 Insert a SIMATIC 300 station (see Section 4.3): Insert an S7-300 rack (rail). Insert a power supply module. Insert the S7-300 CPU. 		
Insert the FM 352-5 module (see Section 4.3).		
 Configure the FM 352-5 module (see Section 4.4): Assign the address and other basic properties. Configure the parameters for diagnostic alarms. Configure the parameters for operational modes. 		
Save and compile the hardware configuration (Section 4.7).		

Figure 4-1 Installing and Configuring the Hardware

4.3 Setting Up the Hardware Configuration

Creating a Project

When you invoke STEP 7, the top-level SIMATIC Manager screen is displayed. You can then either access an existing project or create a new project. For further information on creating a STEP 7 project, refer to the STEP 7 User Manual or the STEP 7 online help.

Accessing Hardware Configuration

Double-click on the Hardware icon in the right panel of the project directory to invoke the Hardware Config screen.

The Hardware Config screen displays three panels (see Figure 4-2):

- 1 A blank station window to place racks and modules into appropriate slots.
- 2 A table that provides details of each module placed in the selected rack, such as order numbers, network addresses, input and output addresses, etc.
- 3 A hardware catalog that contains all the S7 components needed to build a programmable controller system.



Figure 4-2 Hardware Configuration Window

Inserting an S7-300 Station

Follow these steps to insert a SIMATIC S7-300 station:

- 1. In the hardware catalog, expand the SIMATIC 300 object.
- 2. Expand the RACK-300 folder.
- 3. Select an appropriate rack for your application.
- 4. Double-click or drag-and-drop the rack into the station window.
- 5. Select and insert an appropriate power supply module from the PS-300 folder.
- 6. Select and insert an appropriate CPU from the CPU-300 folder.

Inserting the FM 352-5 Module

Follow these steps to insert the FM 352-5 module in a SIMATIC S7-300 station:

- 1. In the hardware catalog, expand the FM-300 folder.
- 2. Expand the FM Coprocessors folder.
- 3. Select the FM 352-5 Boolean Coprocessor module.
- 4. Select a valid slot in the rack and double-click the module in the catalog, or drag-and-drop the module into a valid slot in the S7-300 station.

4.4 Assigning Properties and Parameters

Accessing the Properties Dialog

After the FM 352-5 module has been placed in a valid slot of the S7-300 station, you need to configure the module by assigning certain properties and parameters.

Double-click on the FM 352-5 module entry. This opens the Properties dialog, which contains four tabs for assigning properties and parameters.

☐ The General tab, shown in Figure 4-3, displays basic identification and descriptive information. You can also use this dialog to enter comment information.

Properties - FM352-5 - (R	O/S4)	×
General Addresses	Programming Parameters	[
Short Designation:	FM 352-5	
	Boolean Coprocessor, 12DI+8DO+Encoder	_ _
Order No.:	6ES7 352-5AH00-0AE0	
Name:	FM 352-5	
Comment:		
ОК		Cancel <u>H</u> elp

Figure 4-3 FM 352-5 Properties Dialog, General Tab

Setting Input and Output Addresses

The Addresses tab, shown in Figure 4-4, displays the system-selected address assignments for the inputs and outputs. You can change these addresses by unchecking the System Selection checkbox. The Start field can then be edited.

Properties - FM352-5 - (RO/S4)
General Addresses Programming Parameters
Inputs
Start: 256 Process Image Partition Hardware interrupt triggers:
End: 271 No.: 0 • OB 40 •
System Selection
Outputs Clear checkbox to allow changing the start address (with CPUs that support address selection).
Start: 256 Process Image Partition (Part Process Image)
End: 271 No.: 0
System Selection
OK Cancel <u>H</u> elp

Figure 4-4 FM 352-5 Properties Dialog, Addresses Tab

Setting Module Parameters

- The Parameters tab, shown in Figure 4-5, provides a hierarchical view of the different functions and diagnostics of the FM 352-5 module for which you can assign parameters that govern how the module operates. The parameters, listed and described in Table 4-1 and Table 4-2, include the following:
- Enabling module diagnostics
- Enabling output diagnostics
- Enabling process interrupts
- Selecting input filter times
- Encoder parameters, and others.

Expand each folder in the left column to display the available parameter options. The column on the right changes as needed to match the selected parameter. You assign parameters by selecting one of the available options. You can resize the columns in this dialog by moving the cursor to a position between the column headings. Figure 4-5 shows how to assign parameters.

Properties - FM352-5 - (RO/S4)		×
General Addresses Programming Parameters)	_
Parameters	Value	
Parameters Basic Parameters Interrupt generation Interrupt selection Reaction to CPU STOP Module Diagnostics Enables Missing Auxiliary supply voltage - 1L Missing input/output supply voltage - 1L Missing encoder supply voltage - 3L SSI frame overrun Differential encoder broken wire MMC diagnostic Output Diagnostics Enabled Process Interrupt Enabled Program Properties Encoder - General Encoder - SSI	Click in field to open a list of parameter options.	
ОК	Cancel <u>H</u> elp	

Figure 4-5 FM 352-5 Properties Dialog, Parameters Tab

Selecting Diagnostic Parameters

Table 4-1 provides a list of the module diagnostic and process alarms that can be set in the FM 352-5 module. These are **dynamic** parameters that can be changed under program control during Run mode using SFC 55 to write Data Record 1 (see Section 5.8).

Parameter	Description	Value Range	Default Value
Missing auxiliary supply voltage (1L)	1L power supply alarm: reverse polarity, low voltage, internal fault, etc.	Enable, Disable	Disable
Missing input/output supply voltage (2L)	2L power supply alarm: reverse polarity, low voltage, internal fault, etc.	Enable, Disable	Disable
Encoder sensor supply fault	Fault in the encoder power supply or wiring.	Enable, Disable	Disable
Missing encoder supply voltage (3L)	3L power supply alarm: reverse polarity, low voltage, internal fault, etc.	Enable, Disable	Disable
SSI frame overrun	Incorrect frame size, power loss in the encoder, broken wire, etc.	Enable, Disable	Disable
Differential encoder broken wire	Cut or disconnected cable, incorrect pin assignment, encoder malfunction, short-circuited encoder signals, etc.	Enable, Disable	Disable
MMC diagnostic	MMC program missing or invalid, etc.	Enable, Disable	Disable
Output diagnostics*	Alarms for outputs Q0 to Q7, individually enabled	Enable, Disable	Disable
Process interrupts	Process interrupts 0 to 7, individually enabled	Enable, Disable	Disable

* The FM 352-5 module can have an output ON time of less than 5 μ s. In order for the FPGA to be able to respond to an output overload by setting the diagnostic bit, the pulse width of the output ON time must be greater than 2 ms.

Selecting Configuration Parameters

Table 4-2 provides a list of the configuration parameters that can be set in the FM 352-5 module. These are **static** parameters that determine how the module operates.

Parameter	Value Range	Default Value
Interrupt generation	Enable, Disable	Disable
Interrupt selection	None, Diagnostic interrupts, Process interrupts, Diagnostic and Process interrupts	None
Reaction to CPU Stop	Stop, Continue	Stop
Input filter time constants	0, 5, 10, 15, 20, 50 microseconds, and 1.6 milliseconds delay (see Section 4.5 for more information about input filtering)	0 microseconds
Stand-alone operation	Module stops if stand-alone, module is allowed to operate if stand-alone	Module stops if stand-alone
Encoder type selection	No encoder, SSI encoder, 5V differential encoder, 24V single-ended encoder	No encoder interface
SSI Encoder		
Shift register length	13 bits, 25 bits	13 bits
Clock rate	125 kHz, 250 kHz, 500 kHz, 1 MHz	125 kHz
Delay time (monoflop)	16, 32, 48, 64 microseconds	64 μs delay
Data shift direction	Left, Right	Left
Data shift	0 to 12 bits (number of bit positions to shift data in specified direction)	0 bits
SSI mode	Master, Listen	Master

Table 4-2 Configuration Parameters

Parameter	Value Range	Default Value
5V and 24V Encoders		
Signal interpretation	Pulse & direction, x1, x2, x4	Pulse/direction
Counter type	Continuous, Periodic, Single	Continuous
Counter size	16 bits, 32 bits	16 bits
Reset source	None, HW, SW, HW and SW, HW or SW	None
Reset value source	Constant 0, Min/Max value, Load value	Constant 0
Reset signal type	Edge, Level	Edge
Load value source	Constant, Module application	None
Hold source	None, HW, SW, HW and SW, HW or SW	Constant
Load value (value loaded when load signal is active)	-2 ¹⁵ to 2 ¹⁵ -1 (16-bit counter) -2 ³¹ to 2 ³¹ -1 (32-bit counter)	0 0
Count range Min (minimum count value)	-2 ¹⁵ to 2 ¹⁵ -1 (16-bit counter) -2 ³¹ to 2 ³¹ -1 (32-bit counter) (continuous: -32768 or -2,147,483,648)	0 0
Count range Max (maximum count value)	-2 ¹⁵ to 2 ¹⁵ -1 (16-bit counter) -2 ³¹ to 2 ³¹ -1 (32-bit counter) (continuous: 32767 or 2,147,483,647)	32767 2,147,483,647
Main count direction	Count up, Count down	Count up
Hardware hold source	Inputs 0 through 14	Input 8 (24V)
Hardware reset source	Inputs 0 through 14	Input 11 (24V)
 Polarity of A input 	Active state is 0, active state is 1	Active state = 0
 Polarity of B input 	Active state is 0, active state is 1	Active state = 0
Polarity of N input	Active state is 0, active state is 1	Active state = 0
Consistency check by module	Checks for a hardware configuration match between FM and CPU (see Section 4.6 for more information).	Enabled

Table 4-2	Configuration	Parameters	continued
	Configuration	i alameters,	continueu

4.5 Selecting Input Filters

Description of Filter Behavior

The filters in the FM 352-5 module are noise filters. Noise bursts are filtered out of the input signal if the noise burst is less than the delay time. Pulses that are equal to the delay time or longer will be passed through to your program. The filters delay the input signal for the delay time.

The input delay for a given input will be determined by the input type, the voltage swing of the signals, the time an input is held active or inactive and the delay filter selected.

24 V Input Characteristics

The 24-V inputs are a slower input type and have the most variation due to the input signal characteristics. The 24-V inputs have an asymetrical response to the input voltage—the input is faster for turning on than turning off, and a saturation effect—the longer an input is on, the longer it takes to turn off.

- Turn-on time is faster than turn-off time (turn-on time is typically 1.4 μs faster than turn-off time).
- Turn-on time is faster with a higher voltage input (a 20-V input level is typically 0.25 μs slower than a 30-V input level).
- Turn-off time is faster with a lower voltage input (a 20-V input level is typically 0.6 μs faster than a 30-V input level).
- Turn-off time is slower when the input on-time is longer; inputs that are on for 0.5 μs typically turn off 1.4 μs faster than inputs that are on for 6 μs. (The turn-off time does not increase for on-times greater than 6 μs.)

Table 4-3 gives the typical ON/OFF delays for each delay filter.

Delay Filter	On-Time Delay	Off-Time Delay	Filter Variation
0	1.1 μs	2.5 μs	±0.04 μs
5	3.4 μs	4.8 μs	±0.09 μs
10	8.2 μs	9.7 μs	±0.25 μs
15	13.0 μs	14.5 μs	±0.4 μs
20	17.9 μs	19.3 μs	±0.6 μs
50	46.9 μs	48.3 μs	±1.6 μs
1600	1546 μs	1547 μs	±25 μs

Table 4-3 Typical Delays for 24-V Inputs

RS-422 Differential Input Characteristics

RS-422 differential inputs are the fastest type and have the least variation due to the input signal characteristics. The RS-422 inputs are typically 0.6 μ s faster turning on and 2 μ s faster turning off than the 24-V inputs.

24 V Input Filtering

The discrete 24V inputs of the FM352-5 are standard inputs with minimal filtering. You can configure the inputs to have additional delay filtering. The most rapid response to an input change is provided when you select 0 delay input filter for an input. Each input has selectable delay filtering, and you can select a different filter for each input.

SSI Encoder Input Filtering

SSI encoders do not use the input delay filters. Only the minimal hardware input filter is present on the SSI encoder input signals. Reference to the SSI encoder inputs in the user program will use the filtered input as specified in the parameterization.

Quadrature Encoder Input Filtering

Quadrature encoders do use the input delay filters. The quadrature counters also use a 3 μ s filter when 0 delay filter is selected. You should specify the same filter for each input of the quadrature encoder. If the same filter is not specified, then counting errors may result. Reference to the quadrature encoder inputs in the user program will use the filtered input as specified in the parameterization.

4.6 Checking the Consistency of Program and Configuration

Checking Consistency

The consistency check parameter in the hardware configuration dialog provides a way to prevent the wrong module program from being executed in a system that was configured for a different program. The module program and the configuration must match for the consistency check to pass.

Maintaining Consistency

If you modify any static parameters, you must recompile the program to generate the correct consistency word. If you transfer a program from a module in one system to another, you must copy the module hardware configuration from one system to the other system. After the configuration is downloaded to the CPU in the new system, you can insert the MMC containing the module's program and execute the program. This maintains the consistency between the CPU and the module program.

If you do not copy the module's hardware configuration from one system to the other, the consistency check fails.

Note

You can disable the consistancy check in the Advanced Parameters section of the Parameters dialog. If the MMC or the system data block in the CPU has the consistancy check disabled, the consistancy check is not performed and any program will be allowed to execute.

4.7 Saving and Compiling the Hardware Configuration

Saving the Configuration

After you have selected or configured the module parameters and the diagnostic functions, you need to save the configuration.

To save the FM 352-5 configuration parameters, follow these steps:

- 1. Click "OK" on the FM 352-5 Properties dialog.
- 2. Click the "Save and Compile" button or use the menu command **Station ► Save** and **Compile** in the HW Config main screen, as shown in Figure 4-6.
- 3. Download the compiled module configuration to the S7 CPU by clicking on the "Download to Module" button or use the menu command **PLC ► Download...** in the HW Config main screen, as shown in Figure 4-6.



Figure 4-6 Saving and Compiling the Hardware Configuration

4.8 Programming Control

After completing the configuration steps described in the previous sections, you are now ready to start preparing your FM 352-5 program.

- ∐ The Programming tab of the FM 352-5 Properties dialog, shown in Figure 4-7, provides the interface to the programming environment of the FM 352-5. Use the fields and buttons as described below.
- 1. Specify the Application Function Block number that will hold the FM 352-5 program.
- 2. Click the "Create new FB/DB set" button for information on how to create an FB/DB set in your project as a starting point for developing your program.
- Click the "Edit Application FB" button to call up the STEP 7 LAD/FBD editor to write your application program. (Refer to Chapter 5 for information about writing and debugging the program for the FM 352-5.)

Properties - FM352-5 - (RO/S4)		
General Addresses Progra	amming Parameters	
Module Application		
Function Block number (FB) 3		
Step 1>	Create new FB/DB set	
Step 2>	Edit Application FB	
Step 3>	Syntax check	
Step 4>	Compile	
Step 5>	Download	
ОК	Cancel <u>H</u> elp	

Figure 4-7 FM 352-5 Properties Dialog, Programming Tab

4. After writing your Application FB, you can click the "Syntax check" button to check for any syntax errors that are not found by the STEP 7 LAD/FBD editor, such as the use of instructions that are not supported by the FM 352-5 module. Any errors that are found by this syntax check must be corrected before you can successfully compile the Application FB. 5. After debugging the FM 352-5's program in the S7 CPU or S7-PLCSIM, you are ready to translate it to an executable format for the FM 352-5 module. Click the "Compile" button to create a special SDB formatted for the FM 352-5 module.

Note: This special SDB is created from a combination of the Application FB and the static parameters. If you make any changes to the static parameters (those not in Parameterization Data Record 1) or any changes to the Application FB, you need to recompile. Changes made to Parameterization Data Record 1 (dynamic parameters) do not require a recompile of the FM 352-5 program, but the changed hardware configuration should be downloaded to the S7 CPU.

6. Click the "Download" button to transfer the SDB from the STEP 7 programming environment to the FM 352-5 module.

5

Programming and Operating the FM 352-5

Chapter Overview

Section	Description	Page
5.1	Getting Started	5-2
5.2	Creating the Application Function Block	5-3
5.3	Setting up the Interface FB/DB Set	5-24
5.4	Debugging the Program	5-32
5.5	Downloading the Program to the FM 352-5	5-33
5.6	Stand-alone Operation	5-35
5.7	Running the FM 352-5 Example Program	5-36
5.8	Controlling Dynamic Parameters	5-38
5.9	Memory Operations	5-39
5.10	Instruction Set for Ladder Logic Programming	5-40

5.1 Getting Started

Introduction

This chapter contains the information needed to create and debug a program for the FM 352-5. You will also need to refer to STEP 7 (version 5.1, SP2 or greater) documentation for complete information on creating programs, as STEP 7 is the programming environment required to write, monitor, and debug your program.

Overview of Tasks

Figure 5-1 provides a quick summary of the order of tasks needed to create a program for the FM 352-5.





5.2 Creating the Application Function Block

Editing the Application FB/DB Set

The Application FB is the function block in your main control program that will contain the program instructions for the FM 352-5 module.

To create a new Application FB/DB set for your FM 352-5 module program, follow these steps:

- In the SIMATIC Manager window, open the FM352-5 Library and copy the following objects in the Blocks folder to your program Blocks folder: the Application FB (FB3), the Debug Interface FB (FB30) and DB30, and the Normal Interface FB (FB31) and DB31. (Be sure to enter the same FB number in the Application FB field of the Programming tab of the FM 352-5 configuration dialog.)
- 2. From the Library folder, copy the instruction FBs that you want to use in your FM 352-5 application program to your program Blocks folder.
- 3. You can also copy the Symbols table from the FM352-5 Library to your program Blocks folder to use as a starting point. You can then change symbol names as needed.
- 4. Use the "Edit the Application FB" button on the Programming tab to open the Application FB for editing. The STEP 7 LAD/FBD editor displays the function block with its predefined declaration section. Adjust the declaration table to suit your application. (Names have already been assigned to each of the elements in the declaration table of the sample FB, but you can change these names as needed where allowed.)
- 5. Enter your program logic.
- 6. Create a DB by selecting the STEP 7 menu command **Insert ► S7 Block ► Data Block**. In the properties dialog that appears, enter the DB number you want.
- 7. Select "Instance DB" in the next field.
- 8. In the third field, select the application FB number that corresponds to the modified Application FB for the FM 352-5 module, then click the OK button.

A new DB is created in your project's Blocks directory.

As you enter the instructions for the FM352-5 program, you use the declared variables as operands. Because the program in the Application FB is intended to function in the FM 352-5 module, the operands cannot access any of the S7 CPU memory areas. Tables 5-1 through 5-7 demonstrate how you declare the operand names for use in your FM352-5 program.

Assigning Input Elements

Use the input section of the declaration table to assign the input elements to be used in the program, as shown in Table 5-1. These include the physical inputs of the module and the 14-byte structure from the CPU user program that are used as inputs to the FM 352-5 module.

Table 5-1 Example Declaration Table for the Application FB, Input Section

Address	Declaration	Name	Туре	Comment		
Input Sec specify a li	Input Section: This input is position-specific. The first 15 bits are digital inputs of the FM 352-5. You can specify a list of BOOL or an Array of BOOL (but not both). You can also assign names to the inputs.					
0.0	in	DIn	ARRAY [014]	Digital inputs - (011 = 24V) (1214 = RS-422 differential)		
*0.1	in		BOOL			
Input Section: Bytes 2 through 15 are position-specific data from the CPU to the FM 352-5 module. Any combination of BOOL, Array of BOOL, BYTE, INT, or DINT, which total up to 14 bytes, is allowed. You can assign names to the inputs.						
2.0	in	CPU_Out	STRUCT	14 bytes from the CPU as inputs to the FM.		
+0.0	in	Bits	ARRAY [015]	Some can be boolean		
*0.1	in		BOOL			
+2.0	in	T1_PV	DINT	Some can be DINT (DINT must start at +2, +6, or +10)		
+6.0	in	T2_PV	BYTE	Some can be BYTE (must be typecast to INT by MOVE instruction)		
+7.0	in	CmpByte	BYTE			
+8.0	in	C1_PV	INT	Some can be INT (INT must start at an even byte boundary)		
+10.0	in	CP_Period	WORD	Some can be WORD		
+12.0	in	CMPInt	INT	But total structure length is limited to14 bytes.		
=14.0	in		END_STRUCT			

Note

Data is consistent only over long-word (4-byte) boundaries. To ensure data consistency, a double integer (DINT) element must start at +2, +6, or +10.

Assigning Output Elements

Use the output section of the declaration table to assign the output elements from the module to be used in the program, as shown in Table 5-2. These include the physical outputs of the module and the 14-byte structure that is used by the CPU user program as outputs from the FM 352-5 module.

	Evenuela Declaration	Table fauther	Annelisedien CD	
Table 5-2	Example Declaration	lable for the	ADDIICATION FR	Ulitout Section
	Example Deelalation		/ ipplication i D	, output occuon

Address	Declaration	Name	Туре	Comment			
Output Se can specif	ection: This or y a list of BOO	utput is position-sp L or an Array of B	pecific. The first 8 l OOL (but not both	bits are digital outputs of the FM 352-5. You). You can also assign names to the outputs.			
16.0	out	DOut	ARRAY [07]	24 V digital outputs returned from this scan.			
*0.1	out		BOOL				
Output Se Any combi You can as	Output Section: The CPU Inputs are outputs from the FM 352-5 module. This output is position-specific. Any combination of BOOL, Array of BOOL, BYTE, INT, or DINT, which total up to 14 bytes, is allowed. You can assign names to the outputs.						
18.0	out	CPU_In	STRUCT	14 bytes you assign as inputs returned to the CPU.			
+0.0	out	Bits	ARRAY [015]	Some can be boolean			
*0.1	out		BOOL				
+2.0	out	T2_CVasByte	BYTE	Some can be BYTE			
+3.0	out	C1_CVasByte	BYTE				
+4.0	out	T2_CV	INT	Some can be INT			
+6.0	out	T1_CV	DINT	Some can be DINT (DINT must start at +2, +6, or +10)			
+10.0	out	Enc_CV1	DINT	But total structure length is limited to14 bytes.			
=14.0	out		END_STRUCT				
	in_out						

Assigning Static Elements

The static section of the declaration table contains the internal resources of the FM 352-5 module to be used in the program.

The first two sections consist of 8 process interrupt bits and module status bits from the FM 352-5 module, as shown in Table 5-3. The module status bits cannot be changed.

Table 5-3 Example Declaration Table for the Application FB, Static Section

Address	Declaration	Name	Туре	Comment				
Static Sec (process a You can a	Static Section: This definition is position-specific. The first 8 bits are interpreted as hardware interrupts (process alarms that trigger OB40). You can specify a list of BOOL or an Array of BOOL (but not both). You can also assign names to the elements.							
32.0	stat	Intr	ARRAY [07]	Resources for module interrupts. Upper limit fixed. Do not change.				
*0.1	stat		BOOL					
Static Sec	tion: This def	finition is position-	specific. These are	e module-status bits. Do not change.				
34.0	stat	ST	STRUCT	Resources for module status bits. Upper limit fixed. Do not change.				
+0.0	stat	FIRSTSCAN	BOOL	First scan after a STOP to RUN transition.				
+0.1	stat	M3L	BOOL	Power supply for 3L is missing.				
+0.2	stat	ESSF	BOOL	Encoder power supply is overloaded.				
+0.3	stat	M2L	BOOL	Power supply for 2L is missing.				
+0.4	stat	M1L	BOOL	Power supply for 1L is missing.				
+2.0	stat	OVERLOAD	ARRAY [07]	Output [x] is overloaded.				
*0.1	stat		BOOL					
=4.0	stat		END_STRUCT					

This part of the static section contains the encoder structure, as shown in Table 5-4. These elements cannot be changed. The entire structure, however, can be eliminated if the encoder is not used.

Address	Declaration	Name	Туре	Comment			
Static Sec elements. DINT acco	Static Section: This definition is position-specific. The Encoder is a structure that has a fixed number of elements. The names cannot be changed, but the size of Cur_Val and Load_Val must be set to INT or DINT according to which size encoder is configured.						
38.0	stat	Encoder	STRUCT	Encoder structure. Do not change.			
+0.0	stat	Direction	BOOL	Status: direction 0 = counting up, 1 = counting down			
+0.1	stat	Home	BOOL	Status: 1= encoder is at home position.			
+0.2	stat	Homed	BOOL	Status: 1= home has occurred since power cycle.			
+0.3	stat	Overflow	BOOL	Status: 1= overflow (displayed for 1 scan)			
+0.4	stat	Underflow	BOOL	Status: 1= underflow (displayed for 1 scan)			
+0.5	stat	SSIFrame	BOOL	Status: SSI data framing error or power loss			
+0.6	stat	SSIDataReady	BOOL	Status: 0 = SSI encoder has not yet shifted valid data, 1 = data available			
+0.7	stat	Open_Wire	BOOL	Status: 1= encoder has open wire			
+1.0	stat	Hold	BOOL	S/W Hold input for incremental encoder.			
+1.1	stat	Reset	BOOL	S/W Reset input for incremental encoder.			
+1.2	stat	Load	BOOL	S/W Load input for incremental encoder.			
+2.0	stat	Cur_Val	DINT	Current value for the incremental encoder; DINT for 32-bit encoder, INT for 16-bit			
+6.0	stat	Load_Val	DINT	Load value for the encoder; DINT or INT			
=10.0	stat		END_STRUCT				

Table 5-4 Example Declaration Table for the Application FB, Encoder Structure

This part of the static section contains multiple-instance declarations of each FB from the FM 352-5 Library, as shown in Table 5-5. These names can be changed.

Address	Declaration	Name	Туре	Comment			
Static Sec multiple-in: can assign required fo	Static Section: These definitions are not position-specific. The FM 352-5 module recognizes the multiple-instance FB from the type ("CTU16", "TP32", etc.). The FBs are from the FM352-5 library. You can assign names to the FBs. The types of the FB pin names (IN, OUT, etc.) must be determined. This is required for the connectors.						
48.0	stat	UCtr1	"CTU16"	16-bit up counter is a multiple instance of FB121 from the FM 352-5 library.			
60.0	stat	DCtr1	"CTD16"	16-bit down counter (FB122)			
72.0	stat	UDCtr1	"CTUD16"	16-bit up/down counter (FB123)			
84.0	stat	UDCtr2	"CTUD32"	32-bit up/down counter (FB120)			
102.0	stat	TmrP1	"TP32"	32-bit timer (FB113)			
120.0	stat	TmrOn1	"TON32"	32-bit timer (FB114)			
138.0	stat	TmrOf1	"TOF32"	32-bit timer (FB115)			
156.0	stat	TmrP2	"TP16"	16-bit timer (FB116)			
170.0	stat	TmrOn2	"TON16"	16-bit timer (FB117)			
184.0	stat	TmrOf2	"TOF16"	16-bit timer (FB118)			
198.0	stat	SReg1	"SHIFT"	Shift registers (FB124 to FB127)			
718.0	stat	SReg2	"SHIFT2				
1238.0	stat	BiS	"BiScale"	2:1 Binary scaler (FB112)			
1244.0	stat	Clk50	"CP_Gen"	Clock pulse generator (FB119)			

Table 5-5 Example Declaration Table for the Application FB, FM Library FBs

Note

Your project must contain all FBs that are listed in the declaration section of the application FB in order to be accessible for execution. Any declared FBs that have no corresponding FB in the project will appear in red.

This part of the static section contains declarations for flip-flop instructions and positive and negative edge instructions, as shown in Table 5-6. These names can be changed.

Address	Declaration	Name	Туре	Comment			
Static Sec but not "FF	Static Section: This definition is not position-specific. You can change the names inside the structure, but not "FF". You can use any combination of BOOL or Array of BOOL.						
1254.0	stat	FF	STRUCT	Resources for R/S and S/R. Each element must be a BOOL or an array of BOOL.			
+0.0	stat	FirstFF	BOOL	Number of elements can be increased as needed.			
+0.1	stat	SecondFF	BOOL	Names of elements can be freely assigned.			
+0.2	stat	ThirdFF	BOOL				
+2.0	stat	MoreFFs	ARRAY [015]				
*0.1	stat		BOOL				
=4.0	stat		END_STRUCT				
Static Sec but not "Ec	tion: This def dge". You can u	inition is not positi use any combinati	on-specific. You c on of BOOL or Arr	an change the names inside the structure, ay of BOOL.			
1258.0	stat	Edge	STRUCT	Resources for Edge detects. Each element must be a BOOL or an array of BOOL.			
+0.0	stat	FirstEdge	BOOL	Number of elements can be increased as needed.			
+0.1	stat	SecondEdge	BOOL	Names of elements can be freely assigned.			
+0.2	stat	ThirdEdge	BOOL				
+2.0	stat	Edge4to10	ARRAY [410]				
*0.1	stat		BOOL				
+4.0	stat	LastEdge	BOOL				
=6.0	stat		END_STRUCT				

 Table 5-6
 Example Declaration Table for the Application FB, Additional Instructions

This part of the static section contains declarations for connectors, as shown in Table 5-7. These names can be changed.

Address	Declaration	Name	Туре	Comment		
Static Sec but not "Co	Static Section: This definition is not position-specific. You can change the names inside the structure, but not "Conn". You can use any combination of BOOL, INT, DINT or Array of BOOL, INT, or DINT.					
1264.0	stat	Conn	STRUCT	Resources for connectors.		
+0.0	stat	XCon	BOOL	Elements can be BOOL.		
+2.0	stat	arrXCon	ARRAY [031]	Elements can be an array of BOOL.		
*0.1	stat		BOOL			
+6.0	stat	ICon	INT	Elements can be INT.		
+8.0	stat	arrlCon	ARRAY [03]	Elements can be an array of INT.		
*2.0	stat		INT			
+16.0	stat	DICon	DINT	Elements can be DINT.		
+20.0	stat	arrDICon	ARRAY [03]	Elements can be an array of DINT.		
*4.0	stat		DINT			
=36.0	stat		END_STRUCT			
Temp Section: This definition is position-specific. The name cannot be changed.						
0.0	temp	Dummy	BOOL	For use where an output coil is required by STEP 7 to execute the instruction but is not needed by your program.		

Table 5-7 Example Declaration Table for the Application FB, Connectors

Ensuring Data Consistency

When transferring data to the FM 352-5 via the 14 bytes, you need to consider the following points to ensure data consistency:

For consistency of data type DINT or less:

- For data type DINT, the address must be 2, 6, or 10 in the structure.
- For data type INT, the address must be on an even number boundary.
- No precautions need to be taken if the data is BYTE or smaller.

For consistency of data type greater than DINT:

A control bit must be used to latch in the data that must be consistent. The data must be presented to the module, then the control bit must be set to latch the data. The control bit could be edge detected (POS) to reduce the number of scans needed for the transfer. You can use an interlocked transfer as follows:

- 1. Write the control bit to 0.
- 2. Write the data.
- 3. Read the reflected control bit (which must be looped back in the user program) and wait for 0.
- 4. Write the control bit to 1 (the FM application program must latch the data on this edge).
- 5. Read the reflected control bit and wait for 1.

The interface is now ready for the sequence to repeat.

Updating the Instance Data Block

The instance data block (DB) that is created for the Application FB contains the data elements required by the FB to execute the program in debug mode. If you make certain changes to the FB declaration section, such as adding or deleting multiple instances of an instruction, then the DB no longer matches the FB. When the CPU executes the FB in debug mode, the CPU may go to STOP mode if access errors occur as a result of the mismatch.

To update the DB so that it will match the changes made to the FB, follow these steps:

- 1. Delete the existing instance DB that corresponds to the modified FB.
- Select the menu command Insert ► S7 Block ► Data Block or click the right mouse button and select the menu command Insert new object ► Data Block from the pop-up menu.
- 3. In the properties dialog that appears, enter the same number as the deleted DB.
- 4. In the next field, select "Instance DB"
- 5. In the third field, select the application FB number that corresponds to the modified Application FB for the FM 352-5 module.
- 6. Click the OK button. The new instance DB is created in your project's Blocks directory and is updated to contain the data that matches the FB.

Selecting Standard STEP 7 Instructions for the Application FB

In order to create your application FB, you use bit-logic instructions (for example, contacts and coils) and comparison instructions which come from the standard list of STEP 7 instructions, as shown in Figure 5-2.



Figure 5-2 Valid Instructions from STEP 7 for FM 352-5

Selecting Additional STEP 7 Instructions for the Application FB

Figure 5-3 shows two additional instructions from the STEP 7 catalog that are valid for the FM 352-5, the I_DI convert instruction and the MOVE instruction.



Figure 5-3 Valid Convert and Move Instructions from STEP 7 for FM 352-5

Using the FM 352-5 Library Instructions

In addition, you can use function blocks that were specially designed for the FM 352-5 module. These FBs reside in the FM 352-5 library (see Figure 5-4).

To select the FBs that you need for your application program, follow these steps:

- 1. In the instruction catalog, expand the Libraries folder, then select the FM352-5 object and expand it.
- 2. Expand the FM352-5 Library folder. The full list of FBs is displayed, along with their symbolic names.
- 3. Select the FBs you need for your program and double-click or drag-and-drop them into your application program.
- 4. Change each FB to a multiple-instance call. Select the FB with the right mouse button to access the pop-up menu, and select the menu command Change to Multiple Instance Call.... Enter the name of the multiple-instance block as defined in the Application FB declaration section.

all in the		×
E Libraries		<u> </u>
🕀 🕀 🏦 Standard Librar	,	
🖻 🎢 FM352-5		
📄 💼 Library 🕒	f	Open the FM 352-5 Library
🕞 🖬 🖬 🖬	BiScale	from the STEP 7 catalog.
💶 FB113	TP32	
- 🕞 FB114	TON32	
- 🕞 FB115	TOF32	
- 🕞 FB116	TP16	
- 🕞 FB117	TON16	
- 🕞 FB118	TOF16	
- FB119	CP Gen	
🕞 FB120	CTUD32	
- FB121	CTU16	
FB122	CTD16	
FB123	CTUD16	
FB124	SHIFT	
FB125	SHIFT2	
- FB126	SHIFT4	
- FB127	SHIFT8	
🕀 💼 Example Pr	nam	
	sgram	
BiScale / FM352_5		₹.

Figure 5-4 FM 352-5 Library of FBs

Instruction Operands

Because the program in the Application FB is intended to function in the FM 352-5 module, the operands cannot access any of the S7 CPU memory areas. Table 5-8 shows the instruction operands that can be used in your program.

Table 5-8	Instruction Operan	ds

Instruction Operands	Declaration Section	Description
Input Operands		
FM 352-5 inputs	Input (Table 5-1)	Digital inputs of the FM 352-5
CPU outputs	Input (Table 5-1)	14 bytes from the CPU as inputs to the FM.
Connectors	Static (Table 5-7)	Similar to M memory elements in S7 programs.
Constants (non-boolean)	—	
Module status bits	Static (Table 5-3)	Diagnostic interrupts.
Encoder status bits and current value	Static (Table 5-4)	Encoder structure. Set Cur_Val to INT or DINT according to size of configured encoder.
Output Operands*		
FM 352-5 outputs	Output (Table 5-2)	Digital outputs of the FM 352-5
CPU inputs	Output (Table 5-2)	14 bytes from the FM returned as inputs to the CPU.
Connectors	Static (Table 5-7)	Similar to M memory elements in S7 programs.
Hardware interrupts (process alarms)	Static (Table 5-3)	8 bits that are interpreted as hardware interrupts (process alarms that trigger OB40).
Encoder control bits and load value	Static (Table 5-4)	Encoder structure. Set Load_Val to INT or DINT according to size of configured encoder.
Midline Outputs*		
Connectors	Static (Table 5-7)	Similar to M memory elements in S7 programs.

* Output operands and midline outputs can be written to only once in the Application FB.
Examples of Input and Output Operands

The network in Figure 5-5 shows the types of operands that can be used to label contacts when displayed in LAD. Any declared boolean input can be used as a contact. Output coils, as shown in Figure 5-5, can be labeled with any declared boolean output or interrupt (Intr[x]).



Figure 5-5 Input and Output Operands Allowed by FM 352-5

Examples of Library FBs

Figure 5-6 shows an example of a 32-bit pulse timer (FB113 from the FM 352-5 Library). This timer is declared as a multiple-instance call in the Stat area.



Figure 5-6 Example of a 32-Bit Pulse Timer from the Library FBs

Figure 5-7 shows examples of two shift registers (FB124 and FB125 from the FM352-5 Library). Each shift register is declared as a separate instance. Internal stages cannot be accessed; that is, only the output stage can be accessed inside the program.

		#SReg	1			#SReg	12 ENO	
		EIN	ENU			EIN	ENU	
	#DIn[0] —	Reset	Out	– #DOut[5]	#Dln[2] —	Reset	Out1	_ #DOut[6]
	#Dln[1] —	Data			#Dln[3] —	Data1	Out2	– #DOut[7]
	#Dln[12] —	Clock			#Dln[4] —	Data2		
	240 —	Length			#Dln[13] —	Clock		
					1056 —	Length		
I								

Figure 5-7 Examples of Shift Registers from the Library FBs

Figure 5-8 shows examples of how the MOVE instruction can be used to connect values to the CPU inputs. The MOVE instruction can also be used to convert values from one data type to another where needed.



Figure 5-8 Examples of MOVE Instruction with Typecasting

Figure 5-9 shows how the MOVE instruction can be used to typecast from DINT to INT. You can do this only if the DINT value is within the limits for INT. You can also typecast from INT to DINT, but in order to preserve the sign extension, you need to use the 1 DI instruction.



Figure 5-9 Example of MOVE and I_DI Instructions for Typecasting

Connectors

Connectors are a special type of operand required by the FM 352-5 to provide control functionality similar to M memory elements in standard S7 programs.

Figure 5-10 shows how connectors are used with previous or subsequent elements.



Figure 5-10 Examples of Connectors

Multi-phase Clocking

The FM 352-5 module uses an onboard processor, the FPGA, to execute code in parallel rather than sequentially as standard programmable controllers do. This type of execution results in extremely fast and stable scan times. In previous hardware implementations, this parallel operation could lead to race conditions in certain networks; the programmer would have to be aware of this possibility and add delay elements to align the signals correctly.

Multi-phase clocking is a technique designed into the FM 352-5 translator software to manage the correct time sequencing of retentive elements relative to connectors in the different networks of the application program. Twelve clock phases are available, eleven to clock elements with storage (flip-flops, counters, etc.), and the twelfth to clock the outputs.

The module's 12-phase clock uses the connectors to synchronize the execution of previous or subsequent elements in the instruction networks.

The FM 352-5 translator implements the following two rules:

- If a connector is referenced as an input to an element **before** an output to the connector, this element sees the connector's value from the previous scan.
- If a connector is referenced as an input to an element **after** an output to the connector, this element sees the connector's value from the current scan.

The use of 12-phase clocking means you can connect up to 11 storage elements in series without worrying about extending the scan time. If you insert too many elements in series, the software displays an error message that helps you take the necessary action to meet the phase clock rules.

Another advantage of multi-phase clocking is that it generates the same logical sequence of the program in the FPGA as when the S7 CPU executes the program in Debug mode.

The retentive elements are the following:

- Timers
- Counters
- Flip-flops
- · Edge detectors
- Shift registers
- Binary scalers

Figure 5-11 shows examples of multi-phase clocking of retentive elements with connectors.



Figure 5-11 Examples of Multi-phase Clocking of Retentive Elements

Figure 5-12 shows a graphic representation of how inputs and outputs are handled by the multi-phase clock execution of the FM 352-5 module. The total response time is calculated by adding the input delays, scan time, and output delays, as shown in the figure. Inputs from the CPU are delayed by its scan, I/O scan, and the module's microprocessor scan. Outputs to the CPU are delayed by the module's microprocessor scan, the I/O scan, and the CPU scan.

Refer to Figure 5-11 for the explanation of the example program logic that determines when the "FF.MoreFFs[x]" elements are clocked.



Figure 5-12 Multi-Phase Clocking and I/O Timeline

5.3 Setting up the Interface FB/DB Set

Overview

The FM352-5 Library contains two Interface FBs that allow the S7 CPU user program (OB1, for example) to control the mode and operating states of the FM352-5 module. You need to insert a call in OB1 to the appropriate Interface FB that handles the exchange of data between the CPU and the FM 352-5 module.

If a programmed MMC is installed in the module at power-up, the FM352-5 copies its program from the MMC to the FPGA, sets Normal mode, and enters operating state STOP. With no programmed MMC installed, the FM352-5 copies its internal program to the FPGA, sets Normal mode, and enters operating state STOP.

If configured to operate in a coprocessor environment, subsequent mode and operating state transitions are determined by the appropriate Interface FB in conjunction with the RUN/STOP switch located on the FM352-5's front panel.

Calling the Debug Interface FB

The transition from Normal to Debug mode is initiated by the CPU user program calling the Debug Interface FB (FB30 in the FM352-5 Library). As a result of this mode transition command, the FM352-5 replaces the program in the FPGA with its internal debug program.

To debug your Application FB using the S7 CPU with the FM352-5 module in Debug mode, you need to download the following elements to the CPU in addition to blocks in your regular CPU program:

- Application FB, the one containing the FM352-5 program, with its up-to-date Instance DB.
- FM Interface Debug FB and its Instance DB (FB30/DB30 in the FM352-5 Library).

Figure 5-13 shows the structure of the FB labeled "FM Interface Debug" that is used to call the Application FB in Debug mode.

	FM Debug In	stance		
	FM Interface	Debug		
	EN	ENO		
I0.0 —	Run	Error	— M2.0	
I0.1 —	OneScan	Status	— MW20	
W#16#100 —	LADDR_In			
W#16#100 —	LADDR_Out			
DB5.DBB0 —	CPU_Out			
DB6.DBB0 —	CPU_In			
3 —	AppFB			
3 —	AppInstDB			
I				

Figure 5-13 Interface FB for Debug Mode Execution

Data Flow in Debug Mode

In Debug mode, all program execution is performed by the S7 CPU, which allows you to use the various program monitoring and debugging capabilities of STEP 7 to test your application program. The FM 352-5 module operates in a pass-through mode, making its inputs and outputs directly available to the S7 CPU.

Figure 5-14 shows the flow of input and output data between the main project OB1, the Application FB with its instance DB, and the FM 352-5 module inputs and outputs through the Debug Interface FB when the Debug Interface FB is called from OB1.



Figure 5-14 Data Exchange in Debug Mode

The data flows in the following sequence:

- 1 The OB1 in the master program calls the Debug Interface FB that communicates with the FM 352-5 module and associated Application FB.
- 2 The Debug Interface FB reads inputs from the FM 352-5 module, and 3 passes the data, along with the CPU_Out interface data, to the instance Application DB associated with the Application FB. The Debug Interface FB then calls the Application FB.
- A The Application FB reads the input data from its instance Application DB, and uses the data to execute its program.
- 5 As the program executes, the Application FB writes the output data back to its Instance DB and returns to the Debug Interface FB.
- 6 The Debug Interface FB reads the results of the program execution from the Application FB's Instance DB, and 7 writes the output results to the module, which then actuates the outputs.
- Interface FB also copies the program execution results back to the CPU_In space of the OB1.

Calling the Normal Interface FB

The transition from Debug to Normal can be initiated by clicking the "Download" button on the FM 352-5 Configuration software Programming tab. When the download to the FM352-5 begins, the module enters operating state STOP and copies the downloaded file to the FPGA.

The MMC is not changed by the download. The FM352-5 module remains in Normal mode when the download completes and maintains operating state STOP until the CPU user program calls the Normal Interface FB (FB31 in the FM352-5 Library) with a 1 at the Run input and the RUN/STOP switch in the RUN position. With this call, the FM352-5 module starts to execute the program that was downloaded to the FPGA.

Figure 5-15 shows the structure of the FB labeled "FM Interface Normal" that is used to call the Application FB in Normal mode.

	FM Normal In	stance	
	FM Interface	Normal	
	EN	ENO	
I0.0 —	Run	Error	— M2.0
l0.1 —	OneScan	Status	— MW20
W#16#100 —	LADDR_In		
W#16#100 —	LADDR_Out		
DB5.DBB0 —	CPU_Out		
DB6.DBB0 —	CPU_In		
			1

Figure 5-15 Interface FB for Normal Mode Execution

Data Flow in Normal Mode

In Normal mode, execution of the Application FB occurs within the FPGA (Field Programmable Gate Array) of the FM 352-5 module. The Application FB has been compiled and copied to the MMC card, which is installed in the FM 352-5 module.

At power-up, the FPGA reads the image of the FB that has been stored in the MMC. Any time power to the system is lost or interrupted, the FPGA program is lost. When power is restored, the FPGA again reads the program from the MMC.

Figure 5-16 shows the flow of input and output data between the main project OB1 and the FM 352-5 module inputs and outputs through the interface FB. The Interface FB transfers CPU_Out data from the CPU to the module, and CPU_In data from the module to the CPU.



Figure 5-16 Data Exchange in Normal Mode

Defining the Interface FB Parameters

Table 5-9 lists the parameters of the Interface FB and describes the function of each one. Enter the addresses for the module inputs and outputs and the pointers to the data structures that are exchanged between the CPU and the module.

Table 5-9 Interface FB Parameter Definitions

Parameter	Data Type	Definition
Run	BOOL	When set to 1, this bit requests the module to enter RUN mode. If the mode switch on the module is also in the Run position and the OneScan input is 0, then the module enters RUN mode. When set to zero, the module will enter the STOP mode even if the switch on the module is in the Run position.
OneScan	BOOL	When set to 1, this bit enables the single-scan mode. As long as this input is 1, the module will execute one scan each time the Run input transitions from zero to one. When set to zero, the module follows the Run input.
LADDR_In	WORD (in Hex)	Logical address of FM 352-5 inputs and must agree with the address assigned to the inputs in Hardware configuration.
LADDR_Out	WORD (in Hex)	Logical address of FM 352-5 outputs and must agree with the address assigned to the outputs in Hardware configuration.
CPU_Out	POINTER	Points to the 14-byte structure which is the source for the data to be transferred to the module as CPU outputs. The structure should agree with the structure defined in the Application FB interface (see Table 5-10).
CPU_In	POINTER	Points to the 14-byte structure which is the destination for the data to be transferred from the module as CPU inputs. The structure should agree with the structure defined in the Application FB interface (see Table 5-12).
Error	BOOL	This bit is set if the module is configured for debug and called as normal mode or vice versa. The bit is also set if the module indicates a fault. See parameter "Status" for reason.
Status	INT	This location contains the status word returned by the module. For a description of the word, refer to Tables 8-3 and 8-4.
AppFB*	INT	The number of the Application FB for the FM 352-5 module, used in Debug mode.
AppInstDB*	INT	The number of the Application FB's Instance DB for the FM 352-5 module, used in Debug mode.

* This parameter is used only in the FB named "FM Interface Debug" for Debug mode.

CPU_Out Structure

Table 5-10 shows an example of the 14-byte structure that passes data from the CPU to the FM 352-5 module. In the example Interface FB, this structure is called by the pointer DB5.DBB0, which calls Data Block 5, shown in Table 5-11.

Address	Declaration	Name	Туре					
Input Sec	Input Section: Bytes 2 through 15 are data from the CPU to the FM 352-5 module.							
2.0	in	CPU_Out	STRUCT					
+0.0	in	Bits	ARRAY [015]					
*0.1	in		BOOL					
+2.0	in	T1_PV	DINT					
+6.0	in	T2_PV	BYTE					
+7.0	in	CmpByte	BYTE					
+8.0	in	C1_PV	INT					
+10.0	in	CP_Period	WORD					
+12.0	in	CMPInt	INT					
=14.0	in		END_STRUCT					

Table 5-10 Example Declaration Table for the Application FB, Input Section

Table 5-11 Example Data Block - DB5.DBB0

Address	Name	Туре	Initial Value
0.0		STRUCT	
+0.0	Bits	ARRAY [015]	
*0.1		BOOL	
+2.0	T1_PV	DINT	L#0
+6.0	T2_PV	BYTE	B#16#0
+7.0	CmpByte	BYTE	B#16#0
+8.0	C1_PV	INT	0
+10.0	CP_Period	WORD	W#16#0
+12.0	CMPInt	INT	0
=14.0		END_STRUCT	

CPU_In Structure

Table 5-12 shows an example of the 14-byte structure that returns data to the CPU from the FM 352-5 module. In the example Interface FB, this structure is called by the pointer DB6.DBB0, which calls Data Block 6, shown in Table 5-13.

Address Declaration		Name	Туре						
Output Se	Output Section: The CPU Inputs are outputs from the FM 352-5 module to the CPU.								
18.0	out	CPU_In	STRUCT						
+0.0	out	Bits	ARRAY [015]						
*0.1	out		BOOL						
+2.0	out	T2_CVasByte	BYTE						
+3.0	out	C1_CVasByte	BYTE						
+4.0	out	T2_CV	INT						
+6.0	out	T1_CV	DINT						
+10.0	out	Enc_CV1	DINT						
=14.0	out		END_STRUCT						

Table 5-12 Example Declaration Table for the Application FB, Output Section

Table 5-13 Example Data Block - DB6.DBB0

Address	Name	Туре	Initial Value
0.0		STRUCT	
+0.0	Bits	ARRAY [015]	
*0.1		BOOL	
+2.0	T2_CVasByte	BYTE	B#16#0
+3.0	C1_CVasByte	BYTE	B#16#0
+4.0	T2_CV	INT	0
+6.0 T1_CV		DINT	L#0
+10.0	Enc_CV1	DINT	L#0
=14.0		END_STRUCT	

5.4 Debugging the Program

Downloading the Program to the S7 CPU

Before you debug your Application FB, you should check the syntax using the "Syntax check" button on the Programming tab of the FM 352-5 Configuration dialog. Correct any syntax errors that may have been found during the process.

You need to test and debug your program in the STEP 7 environment in order to be able to monitor the execution of the program instructions.

To debug your Application FB using the S7 CPU with the FM352-5 module in Debug mode, you need to download the following elements to the CPU in addition to blocks in your regular CPU program:

- Application FB, the one containing the FM352-5 program, with its up-to-date Instance DB.
- FM Interface Debug FB and its Instance DB (FB30/DB30 in the FM352-5 Library).

Monitoring the Program Execution

STEP 7 provides several methods for monitoring the execution of your program. Refer to STEP 7 documentation for information on how to use the program monitoring functions.

The flow of data between the project program, the Interface FB, the Application FB with its instance DB, and the module inputs and outputs during debug mode operation is described on page 5-26 and shown graphically in Figure 5-14.

By using an iterative process of editing the Application FB and re-downloading it each time to check the execution results, you can test the program to meet your needs before downloading it to the FM 352-5 module.

Saving the Program to the CPU Project

After you are satisfied that the Application FB executes correctly, save any changes you made to the Application FB in the CPU project.

In the LAD/FBD editor window, click the Save button or select the menu command **File ► Save**.

5.5 Downloading the Program to the FM 352-5

Compiling the Application FB

In order to create the special SDB which contains the hardware configuration and the Application FB in a form that can be read by the FPGA, you need to compile the Application FB for the FM 352-5. After creating and debugging your application program, follow these steps to compile program and hardware information to the SDB needed for the FM 352-5 module.

- 1. Open the FM 352-5 Configuration dialog and select the Programming tab.
- 2. Click the "Compile" button.

Downloading the Program to the FM 352-5

After compiling the Application FB for the FM 352-5 module, you can download the SDB to the FM 352-5 module. The FPGA derives its code from the image that is transferred by the download.

- 1. Access the FM 352-5 Configuration dialog, and select the Programming tab.
- 2. Click the "Download" command button.

The download causes a transition to Normal mode in the FM352-5. When the download to the FM352-5 begins, the module enters operating state STOP and copies the downloaded file to the FPGA. The MMC is not changed by the download. The FM352-5 module remains in Normal mode when the download operation completes and maintains operating state STOP even if the CPU user program continues to make calls to the Debug Interface FB requesting RUN.

Running the FM 352-5 Module in Normal Mode

To change the FM352-5 operating state to RUN in the Normal mode, you must have the RUN/STOP switch in the RUN position, terminate the calls to the Debug Interface FB, and call the Normal Interface FB (FB31 in the FM352-5 Library) with the Run input at logic 1 from the CPU user program. With this call, the FM352-5 module begins executing the program that was downloaded to the FPGA. As long as the OneScan input is at logic 0, the FM352-5 continues to execute the program until one of the following events occur:

- A subsequent call to the Debug Interface FB is made, which switches the FM352-5 module back to Debug mode and restores the FPGA to the internal debug program.
- A power cycle occurs, which restores the FPGA to the program contained in the MMC if valid, or the internal debug program otherwise.
- You execute the memory reset sequence defined in the section "Resetting the Memory" (see page 5-39), which restores the FPGA to the program contained in the MMC if valid.

Single Scanning the FM 352-5 Module in Normal Mode

You can cause the FM352-5 to execute single scans in the Normal mode by calling the Normal Interface FB with OneScan at a logic 1 and toggling the input Run from logic 0 to 1. Each time Run transitions to logic 1, the FM352-5 executes one scan.

Saving the FM 352-5 Application FB in an MMC

To copy the FM352-5 program to the MMC, follow these steps:

- 1. Insert the MMC in your PROM-writing device.
- Click the Memory Chip button in the SIMATIC Manager window or select the menu command File ► S7 Memory Card ► Open to open the S7 Memory Card window.
- 3. Copy the FM352-5 System data folder containing SDB 32512 from your Blocks folder of the FM 352-5 program to the memory card window.
- 4. After copying the program to the MMC, remove the MMC from the PROM-writer and insert it in the slot of your FM352-5 module.

Now when the module powers up, it takes the FPGA program from the MMC and enters Normal Mode.

5.6 Stand-alone Operation

Prerequisites

Stand-alone operation with the FM 352-5 module is possible only after you have completed your program development within the STEP 7 environment and copied a valid program and hardware configuation to the MMC by using the memory card programmer built into a Siemens PG or a PROM-writer connected to a PC.

With a programmed MMC installed in the FM 352-5 module, the module can become a stand-alone CPU, as long as Stand-alone mode is enabled in the configuration software and no I/O backplane is detected. During stand-alone operation, the following functions are not supported:

- Diagnostic or process alarms.
- CPU_In data (including status).
- CPU_Out data (including control); all access to CPU_Out data will be interpreted as 0.

Executing the Program

At power-up, the FPGA reads the image of the FB that has been stored in the MMC card and can execute the program when the mode switch on the module is set to RUN mode (see Figure 5-17).



Figure 5-17 Stand-Alone Operation

5.7 Running the FM 352-5 Example Program

Using the "Getting Started" Application Example

When you install the FM 352-5 software package, a sample project is also installed in the STEP 7 "Sample Projects" folder. The English sample project is in the following folder:

...\STEP7\EXAMPLES\zEn29_01

The example program can help you become familiar with the steps needed to get a program running in the FM 352-5 module. The Blocks folder has the components for a "Getting Started" function block that you can copy to your STEP 7 project, then compile and download to your system to see a working program execute.

Installing and Configuring the Module

Follow these steps to set up the project and configure the FM 352-5 module for the "Getting Started" application example.

- 1. Install the FM 352-5 module in a local rack with an S7-3xx CPU. Apply power to the CPU and the 1L and 2L connections on the FM 352-5 module.
- 2. Install the FM 352-5 Configuration/Programming software, as described in Section 4.1.
- 3. Create a STEP 7 project (see Section 4.3). Insert an S7-300 station, and create the hardware configuration (see Section 4.3) to match the CPU and FM 352-5 module as installed in Step 1 above. Save and compile the hardware configuration by selecting the menu command Station ► Save and Compile.
- 4. In the SIMATIC Manager window, open the Sample Projects directory and copy the following objects from the "zEn29_01_FM352-5_Prog" Blocks folder to your program Blocks folder: OB1, OB40, FB3, FB30, FB31, FB113, FB114, FB119, DB3, DB5, DB6, DB30, DB31, VAT_1, and SFC64.
- 5. Copy the Symbols object from the Example Program to your program folder.
- 6. Return to the HW Config window and double-click on the FM 352-5 to access the Properties dialog for the FM 352-5 module.
- 7. Select the Addresses tab and assign the input and output addresses.

Note: The example program uses address 256 in FB30 and FB31 for the inputs and outputs. If you select a different address, you will need to change the address parameters in FB30 and FB31 to match what you have selected.

- 8. Select the Parameters tab.
- 9. Open the Basic Parameters folder and click the checkbox to enable "Interrupt generation." For "Interrupt selection," select "Process interrupts" from the pull-down menu. Then open the Process Interrupts Enable folder and click the checkboxes to enable all 8 process interrupts.

Downloading and Running the Example Program

Continue with the following steps to load, run, and monitor the "Getting Started" application example.

- 1. Select the Programming tab and click the "Compile" button to compile the FM program (FB3). Click OK on the information dialog and then click OK to close the FM 352-5 Properties dialog.
- 2. From the HW Config window, select the menu command **Station** ► **Save and Compile** to save and compile the entire hardware configuration.
- 3. From the SIMATIC Manager window, download the entire S7 Program Blocks folder (including the system data) to the S7 CPU.
- 4. Set the Run/Stop switch on the CPU to the RUN-P position and the FM 352-5 module to the RUN position. Observe the status LEDs on each module, and note that the CPU transitions to RUN, but the FM module still indicates STOP. (The SF status LED is also on because the module is in STOP.)
- 5. Open the VAT_1 object.
- Select the menu command Variable ► Monitor or click the Monitor variable button, then select the menu command Variable ► Modify or click the Modify variable button in the VAT_1. This sets the module mode to Debug - RUN.

The LEDs on the FM 352-5 module now indicate that the module has transitioned to RUN.

Monitoring the Example Program Execution

With the FM 352-5 module now in RUN mode, you can monitor the example program execution. In Debug mode, STEP 7 allows you to use all of its monitoring features to monitor the execution of FB3.

- 1. Note that the LEDs for outputs Q6 and Q7 start blinking at the rate of 2 Hz and 1 Hz, respectively. Each of these outputs is driven by a CP_Gen instruction.
- 2. Outputs Q0 through Q4 blink in sequence, along with the corresponding CPU_In.Bits[0..4] in the VAT table.
- 3. Interrupts 0 through 4 from the module (at addresses M7.0 through M7.4 in the VAT table) also blink in sequence. These are driven by OB40 in response to process interrupts from the module.
- 4. Now return to the HW Config window and double-click on the FM 352-5 to access the Properties dialog.
- Select the Programming tab and click the "Download" button. During the download process to the FM 352-5 module, the RUN and STOP status LEDs blink on and off.
- 6. Once the download process has successfully completed, the FM 352-5 module remains in STOP until you switch the module execution mode to Normal by writing a True to the M0.0 address in the VAT_1 table. The Normal Interface FB then sends a Run command to the module. You can observe the same program execution in Normal mode as described in steps 1, 2, and 3 above.

5.8 Controlling Dynamic Parameters

Using System Function 55 to Write Dynamic Parameters

With SFC 55 "WR_PARM" (write parameters), you can modify the dynamic parameters in Data Record 1 and transfer them to the FM 352-5 module. These parameters take effect when SFC 55 is called. However, the parameters transferred to the module do not overwrite the parameters of the module in the corresponding SDB if they exist there. After a CPU transition of RUN to STOP and STOP to RUN or a power cycle, the original parameters are back in force again.

Parameterization Data Record 1 Dynamic Parameters

The dynamic parameters of Data Record 1 include diagnostic alarm enables and process alarm enables. Table 5-14 defines the dynamic parameters in Data Record 1 that you can modify with SFC 55.

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0	M1L	M2L	ESSF	M3L				
1	SSIF	DBW						
2	07	O6	O5	04	O3	02	01	O0
3	MMC							
4	PAE7	PAE6	PAE5	PAE4	PAE3	PAE2	PAE1	PAE0
5								
6								
7								
Name M1L: M2L: ESSF: M3L: SSIF: DBW: 07-00: MMC:	Descriptio Missing au Missing inp Encoder se Missing en SSI frame o Differential Output Ove Micro Mem	n of Alarm xiliary supp ut/output s ensor supp coder supp overrun encoder b erload (indi ory Card d	n Enable bly voltage supply volta ly fault (ov bly voltage roken wire vidual ena liagnostic	(1L) age (2L) erload) (3L) bles)		Value 0 = C 0 = C 0 = C 0 = C 0 = C 0 = C 0 = C 0 = C 0 = C	e Disable 1 Disable 1 Disable 1 Disable 1 Disable 1 Disable 1 Disable 1 Disable 1	= Enable = Enable = Enable = Enable = Enable = Enable = Enable
MMC: PAE:	Micro Mem Process int	ory Card d errupt (ind	liagnostic ividual ena	ables)		0 = D 0 = D)isable 1)isable 1	= Enabl = Enabl

Table 5-14 Parameterization Data Record 1

Note: Unused bits are reserved and should be set to 0.

5.9 Memory Operations

Resetting the Memory

Resetting the memory of the FM 352-5 causes the FPGA to read the image from the MMC. No program memory contents are maintained. All outputs are turned off, and counters and timers are reset.

To reset the memory of the FM 352-5 module, follow these steps:

- 1. Set the mode switch on the module to the STOP position.
- 2. Press the mode switch to the MRES position (see Figure 5-18), and hold it until the STOP status LED turns off, then back on (about 3 seconds).
- 3. Release the mode switch, allowing it to return to the STOP position.
- 4. Press the mode switch to the MRES position and hold it until the STOP status LED stops blinking.



Figure 5-18 Resetting the Memory

Removing the MMC during Operation

You can remove the MMC while the module is in RUN mode without having any impact on the operation of the module as long as a power cycle does not occur. You can also switch the module operating modes between RUN and STOP without the MMC installed as long as a power cycle does not occur. Once a power cycle occurs, the FM 352-5 module transitions to STOP and cannot return to RUN mode until a valid MMC is re-inserted.

5.10 Instruction Set for Ladder Logic Programming

The following instructions are supported by the Ladder Logic editor and instruction browser of STEP 7. The bit-logic instructions (contacts and coils) and some additional instructions come from the standard list of STEP 7 instructions. The FM 352-5-specific function block instructions are available in the FM 352-5 Library. For valid input and output operands, refer to Table 5-8.

Normally Open Input

This instruction is found in the standard list of STEP 7 instructions.

Table 5-15 Normally Open Input

Ladder Representation	Parameter	Data Type	Operands	Description
<address></address>	<address></address>	BOOL	Input	The address indicates the bit whose signal state is checked.

Normally Closed Input

This instruction is found in the standard list of STEP 7 instructions.

Table 5-16 Normally Closed Input

Ladder Representation	Parameter	Data Type	Operands	Description
<address></address>	<address></address>	BOOL	Input	The address indicates the bit whose signal state is checked.

Output Coil

This instruction is found in the standard list of STEP 7 instructions.

Table 5-17 Output Coil

Ladder Representation	Parameter	Data Type	Operands	Description
<address></address>	<address></address>	BOOL	Output	The address indicates the bit whose signal state is set.

NOT

This instruction is found in the standard list of STEP 7 instructions.

Table 5-18 NOT

Ladder Representation	Parameter	Data Type	Operands	Description
NOT	_	_		Inverts power flow (negates the RLO bit).

Midline Output Connector

This instruction is found in the standard list of STEP 7 instructions. You must label each connector with a unique element that is declared in the structure Conn.

Table 5-19 Midline Output Connector

Ladder Representation	Parameter	Data Type	Operands	Description
<conn<i>.label></conn<i>	Conn <i>.label</i>	BOOL	Conn <i>.label</i>	An intermediate assigning element which saves the RLO bit (power flow status) to a specified element in the structure Conn. The midline output element saves the logical result of the preceding branch elements.

MOVE

This instruction is found in the standard list of STEP 7 instructions. The value specified at the IN input is copied to the address specified at the OUT output.

Table 5-20 MOVE

Ladder Representation	Parameter	Data Type	Operands	Description
MOVE EN ENO	IN	All data types with a length of 8, 16, or 32 bits	Input	Source value
	OUT	All data types with a length of 8, 16, or 32 bits	Output	Destination address of the value specified at the IN input.

Convert Integer to Double Integer (I_DI)

This instruction is found in the standard list of STEP 7 instructions. I_DI reads the content of the IN parameter as an integer (16 bits) and converts it to a double integer (32 bits). The result is output by the parameter OUT.

Table 5-21 Convert Integer to Double Integer (I_DI)

Ladder Representation	Parameter	Data Type	Operands	Description
– EN ENO	IN	INT	Input	Integer value to convert
- IN OUT -	OUT	DINT	Output	Double integer result

Set/Reset Flip-Flop (SR)

This instruction is found in the standard list of STEP 7 instructions. You must label each SR instruction with a unique element that is declared in the structure FF.

SR (Set/Reset Flip-Flop) is set if the signal state is 1 at the S input, and 0 at the R input. It is reset if the signal state is 0 at the S input, and 1 at the R input. If the RLO is 1 at both inputs, the SR is reset.

Table 5-22 Set/Reset Flip-Flop (SR)

Ladder Representation	Parameter	Data Type	Operands	Description
<ff.label></ff.label>	S	BOOL	Input	Enables set operation
	R	BOOL	Input	Enables reset operation
	Q	BOOL	Output	Signal state of output
	FF.label	BOOL	_	FF identifier

Reset/Set Flip-Flop (RS)

This instruction is found in the standard list of STEP 7 instructions. You must label each RS instruction with a unique element that is declared in the structure FF.

RS (Reset/Set Flip-Flop) is reset if the signal state is 1 at the R input, and 0 at the S input. It is set if the signal state is 0 at the R input, and 1 at the S input. If the RLO is 1 at both inputs, the RS is set.

Ladder Representation	Parameter	Data Type	Operands	Description
<ff.label></ff.label>	R	BOOL	Input	Enables reset operation
	S	BOOL	Input	Enables set operation
	Q	BOOL	Output	Signal state of output
	FF.label	BOOL	_	FF identifier

Table 5-23 Reset/Set Flip-Flop (RS)

Positive RLO Edge Detection --- (P)--

This instruction is found in the standard list of STEP 7 instructions.

-(P)- (Positive RLO Edge Detection) detects a signal change in the <address> from 0 to 1 and displays it as RLO = 1 after the instruction. The current signal state in the RLO is compared with the signal state of the address, the edge memory bit. If the signal state of the address is 0 and the RLO was 1 before the instruction, the RLO will be 1 (pulse) after this instruction, and 0 in all other cases. The RLO prior to the instruction is stored in the address.

Table 5-24 Midline Output Connector

Ladder Representation	Parameter	Data Type	Operands	Description
<address></address>	<address></address>	BOOL	Input	Edge memory bit, storing the previous signal state of RLO

Negative RLO Edge Detection —(N)—

This instruction is found in the standard list of STEP 7 instructions.

-(N)- (Negative RLO Edge Detection) detects a signal change in the <address> from 1 to 0 and displays it as RLO = 1 after the instruction. The current signal state in the RLO is compared with the signal state of the address, the edge memory bit. If the signal state of the address is 1 and the RLO was 0 before the instruction, the RLO will be 1 (pulse) after this instruction, and 0 in all other cases. The RLO prior to the instruction is stored in the address.

Table 5-25 Midline Output Connector

Ladder Representation	Parameter	Data Type	Operands	Description
<address></address>	<address></address>	BOOL	Input	Edge memory bit, storing the previous signal state of RLO

Positive Edge Detection (POS)

This instruction is found in the standard list of STEP 7 instructions. You must label the M_BIT input with a unique element that is declared in the structure Edge.

POS (Positive Edge Detection) compares the signal state of <address> with the signal state from the previous scan, which is stored in M_BIT. If the current RLO state before the instruction is 1, and the state of the <address> bit is 1, and the previous state of that bit was 0 (detection of rising edge), the RLO bit will be 1 after this instruction.

Table 5-26 Positive Edge Detection (POS)

Ladder Representation	Parameter	Data Type	Operands	Description
<address></address>	Q	BOOL	Output	One-shot output
POS Q	<address></address>	BOOL	Input	Scanned signal
- M_BIT	M_BIT	BOOL	Edge <i>.label</i>	Edge memory bit, storing the previous signal state of <address></address>

Negative Edge Detection (NEG)

This instruction is found in the standard list of STEP 7 instructions. You must label the M_BIT input with a unique element that is declared in the structure Edge.

NEG (Negative Edge Detection) compares the signal state of <address> with the signal state from the previous scan, which is stored in M_BIT. If the current RLO state before the instruction is 1, and the state of the <address> bit is 0, and the previous state of that bit was 1 (detection of falling edge), the RLO bit will be 1 after this instruction.

Table 5-27 Negative Edge Detection (NEG)

Ladder Representation	Parameter	Data Type	Operands	Description
<address></address>	Q	BOOL	Output	One-shot output
NEG Q	<address></address>	BOOL	Input	Scanned signal
– M_BIT	M_BIT	BOOL	Edge <i>.label</i>	Edge memory bit, storing the previous signal state of <address></address>

Compare Function (CMP)

This instruction is found in the standard list of STEP 7 instructions. It can be programmed with 16-bit or 32-bit values. The Compare function can be used like a normal contact. It can be located at any position where a normal contact could be placed. IN1 and IN2 are compared according to the type of comparison you choose. If the comparison is true, the RLO of the function is 1.

 Table 5-28
 Compare Function (CMP)

Ladder Representation	Parameter	Data Type	Operands	Description
СМР	IN1	INT, DINT	Input, Constant	First value to compare
<pre></pre>	IN2	INT, DINT	Input, Constant	Second value to compare
- IN1	Type of operator			Relational Operator
	IN1 is equal to IN2			= =
	IN1 is not equal to IN2			< >
	IN1 is greater	r than IN2	>	
	IN1 is less than IN2			<
	IN1 is greater than or equal to IN2			> =
	IN1 is less the	an or equal to	IN2	< =

FM 352-5 Library Instructions

Table 5-29 lists the FBs from the FM 352-5 Library, their symbolic names, and a functional description of each. You can change the numbers of the FBs after you have copied them or as you copy them to your program Blocks folder.

FB Number	Symbolic Name	Description
FB112	BiScale	Binary scaler
FB113	TP32	32-bit pulse timer
FB114	TON32	32-bit on-delay timer
FB115	TOF32	32-bit off-delay timer
FB116	TP16	16-bit pulse timer
FB117	TON16	16-bit on-delay timer
FB118	TOF16	16-bit off-delay timer
FB119	CP_Gen	Clock pulse generator
FB120	CTUD32	32-bit up/down counter
FB121	CTU16	16-bit up counter
FB122	CTD16	16-bit down counter
FB123	CTUD16	16-bit up/down counter
FB124	SHIFT	Bit shift register, 1 bit; maximum length = 4096
FB125	SHIFT2	Bit shift register, 2 bits; maximum length = 2048
FB126	SHIFT4	Bit shift register, 4 bits; maximum length = 1024
FB127	SHIFT8	Bit shift register, 8 bits; maximum length = 512

Table 5-29 FM 352-5 Library FBs

Binary Scaler (BiScale)

The Binary Scaler (FB112) provides a way to produce a series of output pulses at half the rate of the input pulses.

Each rising edge at input C inverts the output Q, effectively dividing the frequency of the input by two, as shown in Figure 5-19.



Figure 5-19 Timing Diagram for Binary Scaler (BiScale)

 Table 5-30
 Binary Scaler (BiScale)

Ladder Representation	Parameter	Data Type	Operands	Description
	С	BOOL	Input	Input to be scaled.
BiScale				
— EN ENO—				
	Q	BOOL	Output	Output of the function.

Pulse Timers (TP16 and TP32)

This timer is available in two versions: 16-bit (FB116) and 32-bit (FB113) timers.

Pulse Timers "TP16" and "TP32" generate a pulse with the length PT.

A rising signal edge at input IN starts the pulse. Output Q remains set for the time PT regardless of changes in the input signal (in other words even when the IN input changes back from 0 to 1 before the time PT has expired). The ET output provides the time for which output Q has already been set. The maximum value of the ET output is the value of the PT input. Output ET is reset when input IN changes to 0; however, not before the time PT has expired.



Figure 5-20 Timing Diagram for Pulse Timer (TP)

Table 5-31	Pulse Timer (TP)
------------	------------------

Ladder Representation	Parameter	Data Type	Operands	Description
	IN	BOOL	Input	Start input.
EN ENO	PT	INT, DINT	Input, Constant	Duration of the pulse in 10 μ s units. PT must be constant positive.
	Q	BOOL	Output	Status of the time.
	ET	INT, DINT	Output	Elapsed time.

On-Delay Timers (TON16 and TON32)

This timer is available in two versions: 16-bit (FB117) and 32-bit (FB114) timers.

"TON16" and "TON32" delay a rising signal edge by the time PT.

A rising edge at the IN input causes a rising edge at output Q after the time PT has expired. Q then remains set until the IN input changes to 0 again. If the IN input changes to 0 before the time PT has expired, output Q remains set to 0.

The ET output provides the time that has passed since the last rising edge at the IN input. Its maximum value is the value of the PT input. ET is reset when the IN input changes to 0.



Figure 5-21 Timing Diagram for On-Delay Timer (TON)

Table 5-32 On-Delay Timer (TON)

Ladder Representation	Parameter	Data Type	Operands	Description
	IN	BOOL	Input	Start input.
	PT	INT, DINT	Input, Constant	Duration of the on-delay time in 10 μ s units. PT must be constant positive.
- PT ET-	Q	BOOL	Output	Status of the time.
	ET	INT, DINT	Output	Elapsed time.

Off-Delay Timers (TOF16 and TOF32)

This timer is available in two versions: 16-bit (FB118) and 32-bit (FB115) timers.

"TOF16" and "TOF32" delay a falling edge by the time PT.

A rising edge at the IN input causes a rising edge at output Q. A falling edge at the IN input causes a falling edge at output Q delayed by the time PT. If the IN input changes back to 1 before the time PT has expired, output Q remains set to 1. The ET output provides the time that has elapsed since the last falling edge at the IN input. Its maximum value is, however the value of the PT input. ET is reset when the IN input changes to 1.



Figure 5-22 Timing Diagram for Off-Delay Timer (TOF)

Table 5-33 Off-Delay Timer (TOF)

Ladder Representation	Parameter	Data Type	Operands	Description
	IN	BOOL	Input	Start input.
TOF — EN ENO — IN Q –	PT	INT, DINT	Input, Constant	Duration of the off-delay time in 10 μ s units. PT must be constant positive.
	Q	BOOL	Output	Status of the time.
	ET	INT, DINT	Output	Elapsed time.

Clock Pulse Generator (CP_Gen)

The Clock Pulse Generator (FB119) allows you to output a pulse at a specified frequency from less than 1 Hz to a maximum of 50 kHz.

When the signal state at the input ENABLE is 1, a clock pulse is generated at the output Q, as shown in Figure 5-23. The output frequency is determined by inverting the value of the word input (PERIOD), which is an unsigned integer represented as a hex value, multiplied by 20 μ s.

The frequency is equal to 50,000 ÷ PERIOD.

The PERIOD is equal to 50,000 divided by the desired frequency. For example:

- When PERIOD = W#16#C350, a frequency of 1 Hz is output.
- When PERIOD = W#16#1, a frequency of 50 kHz is output.



Figure 5-23 Timing Diagram for Clock Pulse Generator (CP_Gen)

Table 5-34 Clock Pulse Generator (CP Gen)

•	i arameter	Data Type	Operands	Description
CP Gen	ENABLE	BOOL	Input	Start input.
	Q	BOOL	Output	Status of the time.
– ENABLE Q– – PERIOD	PERIOD	WORD	Constant or variable (connector or CPU_Out)	The number of 20-μs steps in the period.

Up Counter (CTU16)

You can count up with "CTU16" (FB121). The counter is incremented by a rising edge at the CU input. If the count value reaches the upper limit of 32767, it is no longer incremented. Each subsequent rising edge at the CU input no longer has an effect.

Signal level 1 at the R input resets the counter to the value 0 regardless of the value currently at the CU input.

The Q output indicates whether the current counted value is greater than or equal to the preset value PV.

Ladder Representation	Parameter	Data Type	Operands	Description
	CU	BOOL	Input	Counter input.
CTU16 — EN ENO —	R	BOOL	Input	Reset input. R is dominant over CU.
	PV	INT	Input, Constant	Preset value. Refer to parameter Q for the effect of PV.
	Q	BOOL	Output	 Status of the counter: Q has the following value: 1 if CV ≥ PV 0 otherwise
	CV	INT	Output	Current count value (possible value: 0 to 32767).

Table 5-35 Up Counter (CTU16)
Down Counter (CTD16)

You can count down with "CTD16" (FB122). The counter is decremented by a rising edge at the CD input. If the count value reaches the lower limit of -32768, it is no longer decremented. Any subsequent rising edge at the CD input no longer has an effect.

Signal level 1 at the LOAD input sets the counter to the preset value PV regardless of the value currently at the CD input.

The Q output indicates whether the current counted value is less than or equal to 0.

Ladder Representation	Parameter	Data Type	Operands	Description
	CD	BOOL	Input	Counter input.
CTD16 — EN ENO —	Load	BOOL	Input	Load input. LOAD input is dominant over CD.
– CD Q – – Load CV –	PV	INT	Input, Constant	Preset value. The counter is preset to PV when the signal level at the LOAD input is1.
– PV	Q	BOOL	Output	 Status of the counter: Q has the following value: 1 if CV ≤ 0 0 otherwise
	CV	INT	Output	Current count value (possible value: -32768 to +32767).

Table 5-36 Down Counter (CTD16)

Up/Down Counters (CTUD16 and CTUD32)

The "CTUD" counter is available in two versions: 16-bit (FB123) and 32-bit (FB120) up/down counters.

The count value is changed by a rising edge as follows:

- At input CU, it is incremented by 1. If the count value reaches the upper limit, it is no longer incremented.
- At input CD, it is decremented by 1. If the count value reaches the lower limit, it is no longer decremented.

If there is a rising edge at both input CU and input CD in one cycle, the counter retains its current value.

A signal level 1 at the LOAD input presets the counter to the value PV regardless of the values at the CU and CD inputs.

The signal level 1 at the R input resets the counter to the value 0 regardless of the values at the CU, CD and LOAD inputs. The QU output indicates whether the current count value is greater than or equal to the preset value PV; the QD output indicates whether the value is less than or equal to 0.

Ladder Representation	Parameter	Data Type	Operands	Description
	CU	BOOL	Input	Counter up input.
CTUD16	CD	BOOL	Input	Counter down input.
	R	BOOL	Input	Reset input. R is dominant over CU.
	Load	BOOL	Input	Load input. LOAD input is dominant over CD.
R CV	PV	INT, DINT	Input, Constant	Preset value. The counter is preset to PV when the signal level at the LOAD input is 1.
(or CTUD32)	QU	BOOL	Output	 Status of the counter: QU has the following value: 1 if CV ≥ PV 0 otherwise
	QD	BOOL	Output	 Status of the counter: QD has the following value: 1 if CV ≤ 0 0 otherwise
	CV	INT, DINT	Output	Current count value. Possible values: -32768 to +32767 for 16-bit -2,147,483,648 to +2,147,483,647 for 32-bit

Table 5-37 Up/Down Counter (CTUD)

Bit Shift Registers (SHIFT, SHIFT2, SHIFT4, SHIFT8)

The "SHIFT" instruction is available in four versions (FB124 through FB127), defined by the number of bits shifted in parallel.

When the Clock input transitions from 0 to 1, the value at the Data input is shifted into the first stage of the shift register, and is shifted for each subsequent Clock edge. The output is set by the last position in the shift register. When the EN and Reset are both on, all of the stages of the shift register are reset to 0.

Note

The maximum number of shift registers supported by the FM 352-5 module is 10.

Ladder Representation	Parameter	Data Type	Operands	Description
SHIFT	Reset	BOOL	Input	A 1 at this input and a 1 at the EN resets all the stages of the shift register to 0.
	Data	BOOL	Input	Data input for the shift register.
– Reset Out – – Data	Clock	BOOL	Input	Edge pulse input that moves the data input through the shift register.
 Clock Length (or SHIFT2 SHIFT4 SHIFT8) 	Length	INT	Constant	Length of the shift register. Range: 2 to 4096 SHIFT 2 to 2048 SHIFT2 2 to 1024 SHIFT4 2 to 512 SHIFT8
	Out	BOOL	Output	Output of the shift register.

Table 5-38 Bit Shift Register (SHIFT)

Ladder Representation	Ladder Representation	Ladder Representation	
SHIFT2 EN ENO Reset Out1 Data1 Out2 Data2 Clock Length	SHIFT4 	SHIFT8ENENO-ResetOut1-Data1Out2-Data2Out3-Data3Out4-Data4Out5-Data5Out6-Data6Out7-Data8-Data8-Length	

6

Encoder Signals and their Evaluation

Chapter Overview

Section	Description	Page
6.1	Types of Encoders	6-2
6.2	Counting Modes for the Incremental Encoders	6-5
6.3	Differential Encoder Signals	6-10
6.4	24 V Single-ended Encoder Signals	6-11
6.5	Pulse Evaluation	6-12
6.6	SSI Absolute Encoders	6-15

6.1 Types of Encoders

Encoder Types

The FM 352-5 module allows you to connect one of the following encoder types:

- RS-422 differential incremental encoder (16-bit or 32-bit counter)
- 24 V single-ended incremental encoder (16-bit or 32-bit counter)
- SSI absolute encoder (13-bit or 25-bit resolution)

Any inputs that are not required by the encoder type selected are available as general purpose inputs.

Encoder Interface Signals

Table 6-1 lists the signals that are used by each encoder and the corresponding position for each signal on the terminal connector.

Encoder	Signal	Terminal Number
RS-422 Differential Encoder	Phase A Phase Ā (inverse) Phase B Phase B (inverse) Marker N Marker N (inverse)	26 27 28 29 30 31
24 V Single-ended Encoder	Phase A Phase B Marker N	37 38 39
SSI Encoder (Master mode)	SSI D (data) SSI D (data inverse) SSI CK (shift clock output) SSI CK (shift clock inverse output)	26 27 32 33
SSI Encoder (Listen mode)	SSI D (data) SSI D (data inverse) SSI CK (shift clock input) SSI CK (shift clock inverse input)	26 27 28 29

Table 6-1	Encoder Signals
-----------	-----------------

Encoder Operational Controls

Table 6-2 lists the control signals, selected in hardware or software, that can be programmed to determine how the incremental encoders operate.

- You select these operating controls in the Parameters tab dialog of the FM 352-5 Hardware Configuration properties dialog (see Section 4.4).
- You assign the software controls in your Application FB by selecting the appropriate element from the declaration table (see Table 6-3) to use in your program.

Encoder Parameter	Range of Values	Default Value
Encoder signal evaluation	Pulse & direction, x1, x2, x4	Pulse & direction
Reset source	None, HW, SW, HW and SW, HW or SW	None
Reset value source	Constant 0, Min/Max value, Load value	Constant 0
Reset signal type	Edge, Level	Edge
Load value source	Constant, Module application	Constant
Hold source	None, HW, SW, HW and SW, HW or SW	None
Load value	Entry field*	0
Count range minimum	Entry field*	0
Count range maximum	Entry field*	32767 (16-bit) or 2147483647 (32-bit)
Main count direction	Count up, Count down	Count up
Hardware hold source	Inputs 0 to 14	Input 8
Hardware reset source	Inputs 0 to 14	Input 11

Table 6-2 Operating Controls for Incremental Encoders

* Enter a value within the range of -32768 to 32767 (for a 16-bit counter) or -2147483648 to 2147483647 for a 32-bit counter.

Table 6-3 shows the encoder structure as it appears in the declaration table of the Application FB. This provides the status information and software controls of the encoder.

Address	Declaration	Name	Туре	Comment	
Static Section: This definition is position-specific. The Encoder is a structure that has a fixed number of elements. The names cannot be changed, but the size of Cur_Val and Load_Val must be set to INT or DINT according to which size encoder is configured.					
38.0	stat	Encoder	STRUCT	Encoder structure. Do not change.	
+0.0	stat	Direction	BOOL	Status: direction 0 = counting up, 1 = counting down	
+0.1	stat	Home	BOOL	Status: 1= encoder is at home position.	
+0.2	stat	Homed	BOOL	Status: 1= home has occurred since power cycle.	
+0.3	stat	Overflow	BOOL	Status: 1= overflow (displayed for 1 scan)	
+0.4	stat	Underflow	BOOL	Status: 1= underflow (displayed for 1 scan)	
+0.5	stat	SSIFrame	BOOL	Status: SSI data framing error or power loss	
+0.6	stat	SSIDataReady	BOOL	Status: 0 = SSI encoder has not yet shifted valid data, 1 = data available	
+0.7	stat	Open_Wire	BOOL	Status: 1= encoder has open wire	
+1.0	stat	Hold	BOOL	S/W Hold input for incremental encoder.	
+1.1	stat	Reset	BOOL	S/W Reset input for incremental encoder.	
+1.2	stat	Load	BOOL	S/W Load input for incremental encoder.	
+2.0	stat	Cur_Val	DINT	Current value for the incremental encoder; DINT for 32-bit encoder, INT for 16-bit	
+6.0	stat	Load_Val	DINT	Load value for the encoder; DINT or INT	
=10.0	stat		END STRUCT		

 Table 6-3
 Example Declaration Table for the Application FB, Encoder Structure

6.2 Counting Modes for the Incremental Encoders

Counting Modes

The FM 352-5 module supports a 16-bit or a 32-bit incremental encoder counter. The counter can function in one of three modes:

- Continuous
- Single
- Periodic

Each mode is described in this section.

Selecting Edge or Level Reset

The Reset function for each of the three counting modes can be set for edge or level, and behaves in the following ways:

- Edge: Hold is dominant. If Hold and Reset are activated simultaneously, no reset occurs. If Hold is removed first, the count is reset. If both Hold and Reset are removed simultaneously, the count is reset. If Reset is removed before Hold, no reset will occur.
- Level: Reset is dominant. If Hold and Reset are activated simultaneously, the count is reset, and then held.

Encoder Status Bits

As described in this section, the module returns status bits to indicate the following conditions:

- Count direction: indicates the direction of the last count.
- Overflow: indicates that the counter has reached the maximum value and passed it (incremented by 1). The overflow bit is on for one scan.
- Underflow: indicates that the counter has reached the minimum value and passed it (decremented by 1). The underflow bit is on for one scan.
- Homed: indicates that the encoder has reached its home position since the last power cycle, and that position data is accurate (the encoder is synchronized).
- Home: indicates that the encoder is currently at the home position, which is defined as a reset of the counter.

The encoder status bits, except for Homed, are reset when the module is placed in STOP.

Counter Behavior Common to the Three Counting Modes

If the counter is loaded with a value outside the count range, then the counter counts in the requested direction, and rolls over at the upper limit. (This rollover is not reported in the overflow or underflow status bits.) Once the counter value is within the specified range, it remains within the range until a Load or Reset loads it outside the range.

The counting process can be started or stopped using the software Hold or Reset signals, but the counter is neither held nor reset when the module goes to STOP mode. Software controls (Reset, Hold, and Load) are cleared by module STOP. The counter continues to count based on hardware inputs. The counter is not affected when the PLC goes to STOP mode. The current count value can be loaded using the Load signal.

Continuous Counting

In the continuous counting mode, the count ranges are variable and can be changed:

- Count range (16-bit counter): -32768 to 32767
- Count range (32-bit counter): -2,147,483,648 to 2,147,483,647

At power-up, the counter has a start value of 0, until either the hardware configuration or the software program give it a different starting value. You must initialize the counter to a known value with a Reset or Load before you begin counting. You can program the Reset signal to load the counter with 0, the minimum value, or the Load value.

The Main Count Direction parameter has no effect on this counter mode.

When counting up, the module increments to the maximum value, then rolls over to the minimum value and continues counting. (This rollover is reported in the overflow status bit.)

When counting down, the module decrements to the minimum value, then rolls over to the maximum value and continues counting. (This rollover is reported in the underflow status bit.)



Figure 6-1 illustrates the functionality of the continuous counting mode.

Figure 6-1 Continuous Counting Mode

Single Counting

In the single counting mode, you can specify the count range as listed below, depending on whether you select the 16-bit counter or the 32-bit counter:

- Count range (16-bit counter): -32768 to 32767
- Count range (32-bit counter): -2,147,483,648 to 2,147,483,647

You must initialize the counter to a known value with a Reset or Load before you begin counting. You can program the Reset signal to load the counter with 0, the minimum or maximum value, or the Load value.

When the Main Count Direction is set to Count Up, the counter behaves in the following ways:

- It increments to the maximum value, then rolls over to the minimum value and holds this value until reset or loaded. (This rollover is reported in the overflow status bit.)
- It decrements to the lower limit of the counter, rolls over to the upper limit, and continues counting. (This rollover is not reported in the overflow or underflow status bits.)

When the Main Count Direction is set to Count Down, the counter behaves in the following ways:

- It decrements to the minimum value, then rolls over to the maximum value and holds this value until reset or loaded. (This rollover is reported in the underflow status bit.)
- It increments to the upper limit of the counter, rolls over to the lower limit, and continues counting. (This rollover is not reported in the overflow or underflow status bits.)

Figure 6-2 illustrates the functionality of the single counting mode.



Figure 6-2 Single Counting Mode

Periodic Counting

In the periodic counting mode, you can specify the count range.

- Count range (16-bit counter): -32768 to 32767
- Count range (32-bit counter): -2,147,483,648 to 2,147,483,647

You must initialize the counter to a known value with a Reset or Load before you begin counting. You can program the Reset signal to load the counter with 0, the minimum or maximum value, or the Load value.

When the Main Count Direction is set to Count Up, the counter behaves in the following ways:

- It increments to the maximum value, then rolls over to the minimum value and continues counting. (This rollover is reported in the overflow status bit.)
- It decrements to the lower limit of the counter, rolls over to the upper limit, and continues counting. (This rollover is not reported in the overflow or underflow status bits.)

When the Main Count Direction is set to Count Down, the counter behaves in one of the following ways:

- It decrements to the minimum value, then rolls over to the maximum value and continues counting. (This rollover is reported in the underflow status bit.)
- It increments to the upper limit of the counter, rolls over to the lower limit, and continues counting. (This rollover is not reported in the overflow or underflow status bits.)

Figure 6-3 illustrates the functionality of the periodic counting mode.



Figure 6-3 Periodic Counting Mode

6.3 Differential Encoder Signals

Differential Encoder Signals

The differential encoder supplies the differential signals A, \overline{A} , B, \overline{B} , and N, \overline{N} to the module. The signals \overline{A} , \overline{B} , and \overline{N} are the inverted signals of A, B, and N. The signals A and B are phase-shifted by 90° each. Encoders with these six signals are known as symmetric or differential encoders.

Signals A and B are used for counting. Signal N is used for setting the counter to the Reset value if parameterized accordingly.

Figure 6-4 shows the time sequence of these signals.





The module recognizes the direction of count from the phase relationship of signal A to B.

Note

When a quadrature encoder is selected, the broken-wire diagnostic function checks the signal status of A/ \overline{A} , B/ \overline{B} , and N/ \overline{N} . If one of the inputs is not used, you must strap it in order to provide a non-zero differential voltage. Otherwise, the undriven input will cause a broken-wire indication. To avoid a broken-wire diagnostic, tie the unused input signals X to +5V and \overline{X} to GND.

6.4 24 V Single-ended Encoder Signals

Incremental 24 V Encoder Signals

The incremental 24 V encoder supplies the signals A, B, and N in the same phase relationship as the signals A, B, and N in the case of the differential incremental encoder. The signals A and B are phase-shifted by 90° each.

Encoders that do not supply inverse signals are known as asymmetric encoders.

Figure 6-5 shows the sequence over time of the 24 V pulse encoder signals with direction level and the resulting count pulses.

Termi 37	nal Signal A	
38	Signal B as Down direction level Up	
	Up count	
	Down count	

Figure 6-5 Signals of a 24 V Pulse Encoder with Direction Level

6.5 Pulse Evaluation

Introduction

The counters of the FM 352-5 count the edges of the signals. Normally, the edge at A is evaluated for a single evaluation (x1). To achieve a higher resolution, you can assign the parameter for the encoder signal evaluation to use double or quadruple (x2 or x4) evaluation of the signals. Use the Parameters tab in the FM 352-5 Configuration dialog to select the type of encoder signal evaluation.

The A and B signals must be displaced by 90° to select single, double, or quadruple evaluation.

Pulse and Direction

When you select Pulse & Direction for the encoder signal evaluation type, the module counts on the rising edge of each signal A pulse. When signal B is 0 (low), the counter **increments**; when signal B is 1 (high), the counter **decrements**.

Signal A	
Signal B as direction level Up	Down
Up count	
Down count pulses	

Figure 6-6 Pulse & Direction Counting

Single Evaluation

Single evaluation (x1) means that only one edge of A is evaluated.

- The counter increments on a rising edge of A when B is low.
- The counter **decrements** on a falling edge of A when B is low.

Figure 6-7 shows single evaluation of the signals.



Figure 6-7 Single Evaluation

Double Evaluation

Double evaluation (x2) means that the rising and falling edges of signal A are evaluated; the level of signal B determines the direction of counting.

- The counter **increments** on the rising edge of A when B is low, and on the falling edge of A when B is high.
- The counter **decrements** on the rising edge of A when B is high, and on the falling edge of A when B is low.

Figure 6-8 shows double evaluation of the signals.



Figure 6-8 Double Evaluation

Quadruple Evaluation

Quadruple evaluation (x4) means that the rising and falling edges of A and B are evaluated; the levels of signals A and B determine the direction of counting.

- The counter **increments** on the rising edge of A when B is low, on the falling edge of A when B is high, on the rising edge of B when A is high, and on the falling edge of B when A is low.
- The counter **decrements** on the falling edge of A when B is low, on the rising edge of A when B is high, on the falling edge of B when A is high, and on the rising edge of B when A is low.



Figure 6-9 shows quadruple evaluation of signals.

Figure 6-9 Quadruple Evaluation

6.6 SSI Absolute Encoders

SSI Encoder Overview

Absolute encoders with synchronous-serial interface (SSI) assign a fixed numeric value to each position. This value is permanently available and can be read out serially. The FM 352-5 module processes Gray code only.

Multi-turn SSI encoders have a frame length of 25 bits. The FM 352-5 module can process 24 bits.

Single-turn SSI encoders have a frame length of 13 bits (12 bits of data).

Delay Time

Use the Parameters configuration tab dialog to set the delay time for the SSI encoder to 16, 32, 48, or 64 μ s.

For an SSI Master, you must select a delay time equal to or greater than the encoder's specified minimum time. If you do not know the specification for your encoder, select 64 μ s. For an SSI Listen application, you must select a delay time equal to or less than the master's delay time.

Shift Register Frame Length

You can select a shift register frame length of 13 bits or 25 bits in the Parameters tab dialog, depending on the frame length of your SSI encoder.

Clock Rate

You can select a clock rate of 125 kHz, 250 kHz, 500 kHz, or 1 MHz in the Parameters tab dialog, based on the capabilities of the encoder, the update time required, and the length of the cable. The maximum clock rate you can select is limited by the length of shielded encoder cable you use.

At 125 kHz, the maximum cable length is 320 meters. At 250 kHz, the maximum cable length is 160 meters. At 500 kHz, the maximum cable length is 60 meters.

At 1 MHz, the maximum cable length is 20 meters.

For an SSI slave (Listen mode), clock rate selection is not applicable.

Data Shift Direction

You can select the direction of data to shift left or right in the Parameters tab dialog.

Normalization Data Shift Length

You can specify the number of bit positions to be shifted within the range of 0 to 12 bits in the Parameters tab dialog. Normalization allows the SSI encoder data to be scaled to more convenient units used in the module program.

SSI Mode

You can select Master or Listen for the SSI mode. Only one module can be a master. The Listen mode allows other modules to connect to the same encoder for synchronized control.

Note

In SSI mode, the broken wire diagnostic checks the signal status of D/\overline{D} only.

7

Diagnostics and Troubleshooting

Chapter Overview

Section	Description	Page
7.1	Reading the Status LEDs	7-2
7.2	Diagnostic Messages	7-3

7.1 Reading the Status LEDs

Status LEDs

The status LEDs on the front of the module indicate the following conditions, as described in Table 7-1:

LED Label	LED	Color	Description	
SF		Red	Indicates a fault condition in the module	
MCF		Red	Indicates a fault condition in the MMC of the module; when blinking, it indicates an active MMC operation.	
DC5V		Green	Indicates the power status of the module	
IOF		Red	Indicates an I/O fault condition: output overload, missing 2L or 3L, broken wire, SSI fault	
RUN		Green	Indicates the module is in RUN mode	
STOP		Yellow	Indicates the module is in STOP mode	
10 to 111		Green	Indicates the On status of each input point	
Q0 to Q7		Green	Indicates the On status of each output point	
5VF		Red	Indicates an overload in the 5 V power supply output	
24VF		Red	Indicates an overload in the 24 V power supply output	
RUN + STOP		Green + Yellow	The RUN and STOP LEDs blink alternately to indicate that the module is receiving a download from the CPU.	

Table 7-1 Status LED Definitions

7.2 Diagnostic Messages

Responding to Diagnostic Interrupts

If you want your program to respond to an internal or external module fault, you can parameterize a diagnostics interrupt that stops the cyclical program of the CPU and calls the diagnostics interrupt OB (OB82).

Events that can Initiate Diagnostics Interrupts

The following events or conditions initiate diagnostic interrupts:

- Module parameterization missing
- Error in module parameterization
- Watchdog tripped
- Processor failure
- Flash memory error
- Power-up RAM test failure

You can parameterize the following conditions to initiate diagnostic interrupts:

- Output overload
- External auxiliary voltage missing (1L)
- Missing input/output supply voltage (2L)
- Missing encoder supply voltage (3L)
- Overloaded encoder supply (24 V or 5 V)
- Broken wire (RS-422 differential encoder only)
- MMC error

Enabling the Diagnostics Interrupts

The Hardware Configuration dialog provides a Parameters tab where you can select which diagnostics you want to enable. You also select whether the module is to initiate diagnostics interrupts and/or process interrupts.

Responses to a Diagnostics Interrupt

If an event occurs that can initiate a diagnostics interrupt, the following happens:

- The diagnostic information is stored in Data Records 0, 1, and 128.
- The SF error LED lights up.
- The diagnostics interrupt OB is called (OB82).
- The diagnostics Data Record 0 is entered in the start information of OB82.

If OB82 has not been programmed, the CPU goes to STOP mode.

Reading the Data Record from the Module

The diagnostics Data Record 0 is automatically transferred to the start information when the diagnostics OB is called. These four bytes are stored in bytes 8 to 11 of OB82. Data Record 0 reports module-level diagnostics.

Data Record 0 Diagnostic Assignments

Table 7-2 shows the assignments of diagnostic Data Record 0 in the start information. All unlisted bits are insignificant and take the value zero.

Byte	Bit	Meaning	Remarks	Event No.
0	0	Module in fault	Set for every diagnostics event	8:x:00
	1	Internal fault	Set for all internal faults	8:x:01
	2	External fault	Set for all external faults	8:x:02
	3	Channel fault		8:x:03
	4	Fault in external auxiliary voltage	1L supply missing	8:x:04
	6	Module not parameterized	Parameter Data Record 0 not received	8:x:06
	7	Error in parameterization	Wrong parameter or mismatch	8:x:07
1	03	Type class	Always assigned 8	
	4	Channel information available		
2	0	Wrong or missing module inserted	Set for MMC missing	8:x:31
	2	Operating state STOP	Set when not in RUN mode	8:x:32
	3	Watchdog tripped		8:x:33
3	1	Processor failure	Processor failed self-test	8:x:41
	2	EPROM error	Flash memory checksum error	8:x:42
	3	RAM error	RAM failed power-up test	8:x:43
	6	Process interrupt lost	Process interrupt event has been detected and cannot be signaled since the same event has not yet been acknowledged by the user program in the CPU.	8:x:46

Table 7-2 Assignments of Diagnostic Data Record 0

Data Record 1 Diagnostic Assignments

The first four bytes of diagnostics Data Record 1 are identical with diagnostics Data Record 0. Data Record 1 reports channel-specific diagnostics. The additional bytes are used by Data Record 1 to report input, output, and encoder interface diagnostics, according to channel types. You can use SFC 59 to read this diagnostic Data Record.

Table 7-3 shows the assignments of diagnostic Data Record 1. All unlisted bits are insignificant and take the value zero.

Byte	Bit	Meaning	Remarks
03		Same as Data Record 0	
Input D	iagnost	ics — Channel Type F0 _H	
4		Channel type F0 _H	Channel type diagnostics
5		8 (length of channel in bits)	Lists the number of diagnostics bits per channel
6		1 (channel count)	Number of succeeding channels of the same type
7		Channel vector	
8	5	Missing I/O supply voltage (2L)	
Note: W	/hen the	Missing I/O supply voltage diagnostic is activ	re, no module inputs or outputs are valid.
Encode	er Interfa	ace Diagnostics — Channel Type F4 _H	
9		Channel type F4 _H	Channel type diagnostics
10		16 (length of channel in bits)	Lists the number of diagnostics bits per channel
11		1 (channel count)	Number of succeeding channels of the same type
12		Channel vector	
13	0	Differential encoder broken wire	SSI or 5V encoder (see Table 7-5)
	1	SSI frame overrun	SSI encoder selected
	3	Encoder sensor supply overload	Encoder selected or inputs used
	4	Missing encoder supply voltage (3L)	Encoder selected or inputs used
14		—	Encoder diagnostics, byte 2
Note: W	/hen the	Missing encoder supply voltage diagnostic is	active, no encoder card inputs or outputs are valid.
Output	Diagno	stics — Channel Type 72 _H	
15		Channel type 72 _H	Channel type diagnostics
16		8 (length of channel in bits)	Lists the number of diagnostics bits per channel
17		8 (channel count)	Number of succeeding channels of the same type
18		Channel vector	
19	2	Output 0 overload	Output diagnostics, byte 1
20	2	Output 1 overload	Output diagnostics, byte 2
21	2	Output 2 overload	Output diagnostics, byte 3
22	2	Output 3 overload	Output diagnostics, byte 4

Table 7-3 Assignments of Diagnostic Data Record 1

Byte	Bit	Meaning	Remarks	
23	2	Output 4 overload	Output diagnostics, byte 5	
24	2	Output 5 overload	Output diagnostics, byte 6	
25	2	Output 6 overload	Output diagnostics, byte 7	
26	2	Output 7 overload	Output diagnostics, byte 8	
27	_	00	Even byte length filler	
Note: Because it is not possible to sense an overload when an output is off, the overload report will be removed three (3) seconds after the overload condition is corrected or the output is turned off.				

Table 7-3 Assignments of Diagnostic Data Record 1, continued

Data Record 128 Diagnostic Assignments

Table 7-4 shows the assignments of diagnostic Data Record 128. You can use SFC 59 (RD_REC) to read Data Record 128 for diagnostic information, product order number, firmware version, and module status information.

Table 7-4 Assignments of Diagnostic Data Record 128

Byte	Meaning	Remarks
0 - 27	Diagnostics	Same as Diagnostic Data Record 1
28 - 47	MLFB	Product order number for FM 352-5
48 - 49	Туре ID	
50 - 51	Hardware base ID	
52 - 53	Reserved	
54 - 65	Reserved	
66 - 69	FW version #	
70 - 74	FPGA size	Number of bytes for FPGA download
75 - 76	Current loaded FPGA program version	FPGA CRC
77 - 78	Module status information	
79	Even byte filler	00

Wire-Break Diagnostics

Table 7-5 lists some of the possible causes of the encoder wire-break diagnostic and some possible actions you can take to remedy the problem. The diagnostic function cannot isolate the exact cause of the fault. Additionally, the wire-break diagnostics cannot detect all possible connection and hardware faults.

Table 7-5 Encoder Wire Break Diagnostic

Possible Causes	Possible Corrective Actions	
Encoder cable cut or not plugged in.	Check the encoder cable to ensure that wires are properly connected. Ensure that your installation conforms to the encoder specifications and to the FM 352-5 module requirements.	
Encoder has no quadrature signals.		
Incorrect pin assignment.		
Encoder signals short-circuited.	Check the parameters that you assigned in	
The encoder is not operating.	dialog to ensure correct setup.	

Note

When the wire-break diagnostic is enabled and the SSI absolute encoder is not selected, signals A/\overline{A} , B/\overline{B} , and N/\overline{N} signals are checked.

When the wire-break diagnostic is enabled for an SSI absolute encoder, only signals A and \overline{A} are checked.

8

Using the FM 352-5 with Non-S7 Masters

Chapter Overview

Section	Description	Page
8.1	Prerequisites for Non-S7 Users	8-2
8.2	Non-S7 CPU System Requirements	8-3
8.3	User Data Interface	8-4

8.1 Prerequisites for Non-S7 Users

Overview

The FM 352-5 module can be used in a non-S7 PLC system via a PROFIBUS-DP I/O channel. The module is designed to operate as a 16-byte in/16-byte out module when installed in an ET 200M rack. The PROFIBUS-DP interface is provided by an IM153-1 or IM153-2 module.

Tools and Prerequisites

The non-S7 PLC must have DP Master capability and its configuration tool must be capable of importing the GSD file for the ET 200M.

The FM 352-5 must have an MMC which has been programmed by STEP 7. The contents of the MMC must be SDB 32512 created in the STEP 7 environment as described in Chapters 4 and 5 of this manual.

The user program of the non-S7 PLC must manage the data transfer between itself and the module according to the declared interface of the Application FB as programmed in STEP 7. It must also perform mode control via the control bytes.

The following sections give further details on how to use the FM 352-5 in a non-S7 PLC system.

8.2 Non-S7 CPU System Requirements

Importing GSD File Data

For non-S7 CPU systems, you need to import the GSD file that is included on the CD-ROM with a configuration software package that can incorporate the GSD file data to create your hardware configuration. Consult the documentation for your system for information on how to import the GSD file.

MMC Programming

For non-S7 CPU systems, you must program the MMC independently of the FM 352-5 module. In order to do this, you need either a Siemens PG with MMC programming capability or a PROM writer that can program an MMC. After programming the MMC, physically transfer the MMC to the FM 352-5 module.

Developing an Interface Function

As a non-S7 CPU system user, you must develop a function in your program to control the module's interface that meets your specific system's requirements.

Your program interface must be able to command the FM 352-5 module to enter Normal mode and RUN/STOP operating modes. It must also manage the transfer of data between the module and the master CPU.

In addition, if you have not commissioned the FM 352-5 module using the STEP 7 environment when you created and debugged your program, you may want to incorporate controls to be able to switch to Debug mode in order to determine if the module is correctly connected to the inputs and outputs and if the module counter configuration is correct. Single-scan program execution is another tool that is useful in testing a program.

8.3 User Data Interface

User Data

The master CPU has access to a total of 16 bytes of input data and 16 bytes of output data during the FM 352-5 module operation. The first two output bytes are used to transmit **control** information, and the first two input bytes return **status** information to the CPU. (Refer to Table 8-3 and Table 8-4.)

In Normal mode operation, the remaining 14 bytes are free-form inputs and outputs exchanged between the module and the CPU, as shown in Table 8-1.

Byte Address	Output Data (to module)	Input Data (from module)
0	Control 1	Status 1
1	Control 2	Status 2
2	Free-form outputs	Free-form inputs
15	Free-form outputs	• Free-form inputs

Table 8-1 User Data Input and Output Bytes in Normal Mode

In Debug mode operation, the remaining 14 bytes are pre-defined, as shown in Table 8-2. This mode allows the module to transmit specific internal information to and from the Debug FB to help emulate program operation and to check wiring.

Byte Address	Output Data (to module)	Input Data (from module)
0	Control 1	Status 1
1	Control 2	Status 2
2	Discrete outputs (0 - 7)	Discrete inputs (0 - 7)
3		Discrete inputs (8 - 14)
4		
5		Power supply status (see Table 8-8)
6		SSI status (see Table 8-9)
7		Output overloads
8		MMC status (seeTable 8-10)
9		
10		Encoder status 1 (see Table 8-5)
11	Encoder control (see Table 8-7)	Encoder status 2 (see Table 8-6)
12	Encoder load value MSB	Encoder data MSB (32-bit)
13	Encoder load value	Encoder data
14	Encoder load value	Encoder data MSB (16-bit)
15	Encoder load value LSB	Encoder data LSB

Table 8-2 User Data Input and Output Bytes in Debug Mode

Definitions of the Control Bytes and Status Bytes

The Control and Status bytes are defined in Table 8-3. The control bytes allow your program to control the operation of the module (RUN, STOP, or Single Scan). The status bytes allow your program to determine the status of the module as well as the status of the MMC inserted in the module. Table 8-4 defines the bit patterns for each of the operating modes, the operating status conditions, and the MMC status.

Byte	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Control 1	Reserved	Reserved	Reserved	Reserved		Operatir	ng Mode	
Control 2	Reserved	Reserved						
Status 1	Reserved	BUSY*	Reserved	Reserved		Operatin	g Status	
Status 2	Reserved	Reserved	Reserved	Reserved	Reserved	I	MMC Status	3

Table 8-3 Control Bytes and Status Bytes for the FM 352-5

* This bit indicates that the module is not ready for data transfers or other operations.

Table 8-4	Bit Definitions of the Control and Status Bytes	5
	, i i i i i i i i i i i i i i i i i i i	

Bits	Command to Module	Bits	Response from Module
	Operating Mode		Operating Status
0000	Continue current normal mode	0001	Normal mode — STOP
0001	Normal mode — STOP	0010	Normal mode — RUN
0010	Normal mode — RUN	0101	Debug mode — STOP (outputs off)
0101	Debug mode — STOP	0110	Debug mode — RUN
0110	Debug mode — RUN	1010	Single scan mode
1010	Single scan mode — SCAN once*		
1000	Single scan mode — no change (idle)		MMC Status
		000	MMC good
		001	No MMC present
		010	Bad or invalid MMC
		011	MMC program missing
		100	MMC program corrupted
		111	MMC and Data Record 0/128 do not match (applies to S7 masters only)

* If the Single Scan bit is set to 1, the module executes one scan when the RUN bit transitions from 0 to 1.

Bit Definitions of the Encoder Status Bytes

The bits of the status bytes defined in Table 8-5 and Table 8-6 allow your program to determine the status of the encoder.

Table 8-5 Encoder Status Byte 1

Bit #	Definition	Response from Module
7 to 1	Reserved	0
0	Encoder selected	1 = encoder has been selected

Table 8-6 Encoder Status Byte 2

Bit #	Definition	Response from Module
7	SSI data available	1 = SSI data is available
6	SSI frame	1 = SSI data error
5	Underflow*	1 = underflow of the encoder count
4	Overflow*	1 = overflow of the encoder count
3	Homed	1 = encoder has been homed (synchronized)
2	Home*	1 = encoder is at home (reset) position
1	Last count direction	1 = last counted input direction was down
0	Size	1 = encoder counter or SSI encoder is 32 bits

* These bits may change faster than the PLC scan and would not be visible most of the time.

Bit Definitions of the Encoder Control Byte

The bits of the control byte defined in Table 8-7 allow your program to control the operation of the encoder.

Bit #	Definition	Command to Module
7	Reserved	0
6	Reserved	0
5	Reserved	0
4	Reserved	0
3	Reserved	0
2	Load	1 = load the encoder counter
1	Software reset	1 = reset the encoder counter
0	Software hold	1 = hold the encoder counter value

Table 8-7 Encoder Control Byte

Bit Definitions of the Power Supply Status Byte

The bits of the power supply status byte defined in Table 8-8 allow your program to determine the status of each of the power supplies to the module.

Bit #	Definition	Response from Module
7	Missing 1L	1 = missing auxiliary supply voltage (1L)
6	Missing 2L	1 = missing input/output supply voltage (2L)
5	Encoder sensor supply fault	1 = encoder power supply or wiring fault
4	Missing 3L	1 = missing encoder supply voltage (3L)
3	Reserved	0
2	Reserved	0
1	Reserved	0
0	Reserved	0

Table 8-8 Power Supply Status Byte

Bit Definitions of the SSI Encoder Status Byte

The bits of the SSI encoder status byte defined in Table 8-9 allow your program to determine the status of the SSI encoder.

Table 8-9 SSI Encoder Status Byte

Bit #	Definition	Response from Module
7	SSI frame error	1 = SSI data frame fault
6	Differential broken wire	1 = broken wire or encoder malfunction detected
5 - 0	Reserved	0

Bit Definitions of the MMC Status Byte

The bits of the MMC status byte defined in Table 8-10 allow your program to determine the status of the MMC.

Table 8-10 MMC Status Byte

Bit #	Definition	Response from Module
7	MMC error	1 = MMC error detected
6 - 0	Reserved	0
Α

Specifications

Chapter Overview

Section	Description	Page
A.1	Standards, Certificates and Approvals	A-2
A.2	Electromagnetic Compatibility, and Shipping and Storage Conditions	A-4
A.3	Mechanical and Climatic Environmental Conditions	A-5
A.4	Information on Insulation Testing, Safety Class, Degree of Protection, and Rated Voltage	A-6
A.5	Technical Specifications	A-7
A.6	Functional Block Diagram	A-10
A.7	Operational Specifications	A-11

A.1 Standards, Certificates and Approvals

Introduction

This chapter contains the following information about the FM 352-5:

- The most important standards that the FM 352-5 complies with
- The certificates and approvals of the FM 352-5

The general technical specifications comprise the standards and test specifications with which the FM 352-5 complies, as well as the criteria on the basis of which the FM 352-5 module was tested.

IEC 1131

The FM 352-5 module fulfills the requirements and criteria of IEC 1131, Part 2.

CE Marking

Our products meet the requirements and protection objectives of the following EC Directives and comply with the harmonized European Standards (EN) that have been published in the Official Gazettes of the European Community for programmable logic controllers:

- 89/336/EEC "Electromagnetic Compatibility" (EMC Directive)
- 73/23/EEC "Electrical Equipment for Use within Fixed Voltage Ranges" (Low-Voltage Directive)

The EC declarations of conformity are being kept available for the responsible authorities at:

Siemens Aktiengesellschaft Bereich Automatisierungstechnik A & D AS E 4 Postfach 1963 D-92209 Amberg, Germany

UL Approval

UL Recognition Mark Underwriters Laboratories (UL) based on: UL 508 standard, file no. E116536

CSA Certification

CSA Certification Mark Canadian Standards Association (CSA) based on: Standard C22.2 No. 142, file no. LR 48323

FM Approval

Factory Mutual Approval Standard Class Number 3611, Class I, Division 2, Group A, B, C, D.



Warning

Explosion hazard.

Death, serious injury, or property damage may be incurred in hazardous areas if you disconnect plug-and-socket connections while the FM 352-5 is operating.

Always de-energize the distributed I/O in hazardous areas before disconnecting plug-and-socket connections.

Approval for Shipbuilding (Application Submitted)

Classifying organizations:

- ABS (American Bureau of Shipping)
- BV (Bureau Veritas)
- DNV (Det Norske Veritas)
- GL (Germanischer Lloyd)
- LRS (Lloyds Register of Shipping)

A.2 Electromagnetic Compatibility, and Shipping and Storage Conditions

Definition

Electromagnetic compatibility is the capability of an electrical device to function satisfactorily in its electromagnetic environment without interfering with this environment.

The FM 352-5 module also meets the requirements of the European Union's EMC legislation. A requirement for this is that the FM 352-5 meets the specifications and directives concerning electrical installation.

Pulse-Shaped Interference

The following table shows the electromagnetic compatibility of the FM 352-5 when confronted with pulse-shaped interference.

Pulse-Shaped Interference	Corresponds to Severity
Electrostatic discharge in accordance with IEC 61000-4-2 and NAMUR NE21, Aug 1998	3 (air discharge) 3 (contact discharge)
Burst pulses (rapid, transient interference) in accordance with IEC 61000-4-4, 1995	3 3
Surge in accordance with IEC 61000-4-5, 1995 Only with protection*	
Asymmetrical interconnection	3
Symmetrical interconnection	
 Protection for IEC 61000-4-5: 24 V Blitzductor, model AD24V RS-422 and 5 V Blitzductor, model ME12 24 V outputs Blitzductor, model AD24V with 36 V transorb Protection connected according to manufacturer's recommend 	s Q0:Q7 to M2 ations

Sine-Shaped Interference

The following requirements show the electromagnetic compatibility of the FM 352-5 when confronted by sine-shaped interference.

- RF radiation requirements according to EN 61000-2-2
- Electromagnetic RF field test according to IEC 61000-4-3
- HF current on cables and shields requirements according to NAMUR NE21, Aug 1998 and EN 61000-6-2. Test according to EN 61000-4-6, 1996.

Emission of Radio Interference

Emitted interference of electromagnetic fields in accordance with EN 55011: Limit Value Class A, Group 1 (measured at a distance of 10 m).

Frequency	Emitted Interference
From 30 MHz to 230 MHz	< 40 dB (μV/m)Q
From 230 MHz to 1000 MHz	< 47 dB (μV/m)Q

Shipping and Storage Conditions

The FM 352-5 exceeds the requirements of IEC 1131, Part 2 as regards shipping and storage conditions.

A.3 Mechanical and Climatic Environmental Conditions

Climatic Environmental Conditions

The following climatic environmental conditions apply:

Environmental Conditions	Operating Ranges	Remarks	
Temperature	from 0 °C to 60 °C	For horizontal installation	
	from 0 °C to 40 °C	For all other installation positions	
Temperature variation	10 K/h		
Relative humidity	From 15% to maximum 95%	Without condensation	
Air pressure	From 1080 hPa to 795 hPa	Corresponds to an altitude of -1000 m to 2000 m	

Testing Mechanical Environmental Conditions

The following table provides information on the type and extent of tests of mechanical environmental conditions.

Test for	Test Standard
Oscillations	Oscillation test to IEC 60068-2-6, Test Fc
Shock	Shock test to IEC 60068-2-27, Test Ea
Repetitive shock	Shock test to IEC 60068-2-29, Test Eb

A.4 Information on Insulation Testing, Safety Class, Degree of Protection, and Rated Voltage

Test Voltages

Insulation strength is demonstrated in the routine test with the following test voltage in accordance with IEC 1131, Part 2:

Circuits with Rated Voltage E _{eff} to Other Circuits or Ground	Test Voltage
$0 \text{ V} < \text{E}_{\text{eff}} \le 50 \text{ V}$	500 VDC

Pollution Severity/Overvoltage Category

- Pollution severity 2 in accordance with IEC 60664 (IEC 1131)
- Overvoltage category in accordance with IEC 60664
 - for E_{rated} = 24 VDC: II

Safety Class

Safety class I in accordance with IEC 536 (VDE 0106, Part 1)

IP 20 Degree of Protection

IP 20 protection in accordance with IEC 529, which means:

- Protection against contact with standard test probes
- Protection against foreign bodies with a diameter greater than 12.5 mm
- No special protection against water

Rated Voltage for Operation

The FM 352-5 works with the rated voltage and corresponding tolerances specified in the following table.

Rated Voltage	Tolerance Range		
24 VDC	20.4 VDC to 28.8 VDC		

Dimensions and Weight Data for Selecting a Sensor Dimensions W \times H \times D $\,$ 80 \times 125 \times 130 mm $\,$ Input voltage Rated value 24 VDC Weight Approx. 434 g (with 1L connector, without I/O For signal "1" 11 V to 30 V connector or MMC) • For signal "0" -30 V to 5 V **Data for Specific Modules** Input current Number of inputs 12 (24 VDC) At signal "1" 3.8 mA typical 3 (RS-422) At signal "0" ≤1.5 mA Number of outputs 8 Input frequency 200 kHz max. Voltage, Currents, Potentials Hardware input delay 3 us max. 24 VDC, Class 2 power Power rated voltage of Parameterizable input None, 5 µs, 10 µs, the electronics (1L+, supply delay times 15 μs, 20 μs, 50 μs, 2L+, 3L+) 1.6 ms Reverse polarity • Yes Minimum pulse width for 1 μs, 5 μs, 10 μs, 15 μs, protection program response1 20 µs, 50 µs, 1.6 ms Isolation Cable length, sensors 100 meters unshielded, 600 meters shielded. Between the field 75 VDC, 60 VAC Shielded cable is side I/O card (2L) recommended when and the encoder less than 1.6 ms filtering card (3L) is selected. Between the field 75 VDC, 60 VAC Minimum pulse width 1 μs (200 kHz) side I/O card (2L) (max. SW counter and logic frequency) • Between Aux supply 75 VDC, 60 VAC Connection of two-wire Possible (1L) and logic **BEROs** Between Aux supply 75 VDC, 60 VAC Permitted bias Off (idle): 1.5 mA max. (1L) and field side of On: 3.2 mA min. current encoder or I/O card (2L or 3L) Data for Selecting an Actuator Potential differences 75 VDC, 60 VAC Output type Sinking between M terminals Output voltage 28.8 VDC max. and central ground 24 VDC ٠ Rated value Insulation tested with 500 VDC At signal "1" ≤0.5 VDC max. Current consumption • At signal "0" 28.8 VDC max. ٠ From input voltage 150 mA max. Output current 1L+ @20.4 - 28.8 V At signal "0" <1.0 mA From input voltage 200 mA max. (leakage current) 2L+ @20.4 - 28.8 V At signal "1" From input voltage 600 mA max., with - permitted range 5 mA to 0.6 A 3L+ with 5.2 V or encoder supply fully - rated value 0.5 A at 60 °C 24 V encoder loaded Parallel outputs Yes, 2 points From input voltage 200 mA max., with no 3L+ @20.4 - 28.8 V encoder supply load Power loss per point 125 mW at 500 mA From backplane bus 100 mA typical Total current of the 4 A Power dissipation of the 6.5 W typical outputs (per module) module

A.5 Technical Specifications

Switching rate		Count range maximum User entry		
• For resistive load 20 kHz at 0.5 A		Main count direction	Count up, Count down	
For inductive load	2 Hz at 0.5 A with	Hardware hold source	Inputs 0 through 14	
	diodes	Hardware reset source	Inputs 0 through 14	
	0.5 Hz at 0.5 A without external commutation diodes	Counting modes	Continuous, single, periodic	
Eor lamp load	<10 Hz 5 W max	Count range, 16-bit	-32768 to 32767	
Output delay, typical	510 HZ, 5 W Hax.	Count range, 32-bit	-2147483648 to 2147483647	
(for resistive load)	4.7	Encoder signals		
• At I to U	1.7 μs at 50 mA, 1.5 μs at 0.5 A	• 5 V (RS-422)	A, \overline{A} , B, \overline{B} , and N, \overline{N}	
• At "0" to "1"	0.6 μs at 50 mA,	• 24 V (HTL)	A, B, and N	
	1.0 μs at 0.5 A	SSI Encoder		
Protection for the output		SSI signals	D, \overline{D} , CK, and \overline{CK}	
Short circuit	Yes	Frame length	25 bits or 12 bits, Gray	
Response threshold	1.7 A to 3.5 A		code	
Overvoltage	Yes	Resolution	16,777,216 max.	
Thermal	Yes	 Delay times 	16, 32, 48, or 64 μs	
Inductive excitation,	2M +45 V typical	Shift register length	13 bits or 25 bits	
clamping voltage	(40 to 55 V min/max) Note: not protected from	Clock rate	125 kHz, 250 kHz, 500 kHz, or 1 MHz	
	inductive kickback	Data shift direction	Left or right	
O a la la caratta	202 110	Data shift length	0 to 12 bits	
Linshielded	100 m	SSI modes	Master, Listen (up to	
Shielded	600 m			
Fncode	er Section	incremental encoders,	at 50 kHz	
Input frequency		Siemens type	50 m shielded, max.	
 5 VDC input 	1 MHz max.	6FX2001-4	at 25 KHZ	
 24 VDC input 	200 kHz max.	Cable length, RS-422	32 m shielded, max. at 500 kHz	
Encoder signal	Pulse & direction. x1.	encoders Siemens type		
interpretation	x2, x4	6FX201-2, 5V supply		
Reset source	None, HW, SW, HW and SW, HW or SW	Cable length, RS-422 (5V) incremental	100 m shielded, max. at 500 kHz	
Reset value source	Constant 0, Min/Max value, Load value	6FX201-2, 24V supply		
Reset signal type	Edge, Level	Cable length, RS-422 SSI absolute encoders	320 m shielded, max. at 125 kHz	
Load value source	Constant, Module application	Siemens type 6FX201-5, 24V supply	160 m shielded, max. at 250 kHz	
Hold source None, HW, SW, HW and SW, HW or SW			60 m shielded, max. at 500 kHz	
Load value User entry or module application			20 m shielded, max. at 1 MHz	
Count range minimum	User entry			

Sensor Power Supply Outputs		Status, Interrupts, Diagnostics			
5.2 V output power for		Int	terru	upts	Yes
 Supply output 	5.2 V ±5%	•	Ha	ardware interrupts	Parameters can be assigned
Output current	250 mA max.		-	1L missing	Diagnostics data record
Protection	Yes, electronic.		-	2L missing ³	Diagnostics data record
	(Not protected from		-	3L missing ³	Diagnostics data record
	application of normal or counter voltage.)		-	Encoder overload ³	Diagnostics data record
Diagnostic	Yes		-	Encoder broken wire ³	Diagnostics data record
sensors and encoders ²			-	SSI frame error ³	Diagnostics data record
Supply output	3L+ -1 V (max.)		-	Output	Diagnostics data record
Output current	400 mA max.			overload ^{3, 4}	
Protection	Yes, electronic.		-	MMC fault	Diagnostics data record
	(Not protected from	•	Pr	ocess interrupts	Yes, 8 process alarms
	application of normal or counter voltage.)	Di	agn	ostic functions	Yes
Diagnostic	Yes	•	Gı	roup error display	SF, red LED
		•	Μ	MC error	MCF, red LED
		•	M pc vc ele	onitoring of the ower supply ltage of the ectronics	DC5V, green LED

I/O fault status

Power supply fault

Run mode

Stop mode

(encoder)

Execution time

Input status

Output status

PLC update cycle time

Program and hardware

•

•

•

•

٠

response time
 The input delay filter is a noise (pulse) filter. It may

Boolean Coprocessor Operation

1 μs

IOF, red LED

5VF, red LED

24VF, red LED

RUN, green LED

STOP, yellow LED

Green LED (I 0 to I11)

≈2.6 ms (5 ms max.)

2 to 6 μ s, input to output

Green LED (Q 0 to Q 7)

- not reject a continuous wave of 1/delay.
 Only one of the output power supplies for encoders can be used at a time, not both together.
- ³ Diagnostic indications for these conditions are available only when enabled in the Parameters tab of the FM 352-5 Properties dialog.
- ⁴ Output overload diagnostics may not be reported if the output pulse width is less than 2 ms.

A.6 Functional Block Diagram

Figure A-1 shows a functional block representation of the essential hardware components of the FM 352-5 module.



Figure A-1 Functional Block Diagram of the FM 352-5 Module

A.7 Operational Specifications

Switching Frequency Derating Charts

Figure A-2 shows how the output channels are derated for operating temperature as the switching frequency increases up to 100 kHz at an output load of 500 mA.



Figure A-2 Switching Frequency vs. Ambient Temperature at 500 mA Output Load

Figure A-3 shows how the output channels are derated for maximum load current as the switching frequency increases up to 100 kHz at 60 °C operating temperature.



Figure A-3 Switching Frequency vs. Maximum Output Current at 60 °C

FPGA Resources Used by Instructions

The total resources available in the FPGA is 1200 "slices." Of this total, 436 slices are the fixed resources used, or overhead. The following list shows the maximum number of slices each instruction requires. The actual total may be less after the program has been compiled. To estimate the size of your program, add the fixed resources (436), the encoder selected, and the slices for each instruction in your program. The compiler provides an exact utilization percentage at compile time.

Instruction	Slices	Instruction	Slices	Instruction	Slices
BISCALE	2	CTUD16	47	TOF16	26
== (INT)	6	CTUD32	99	TOF32	55
>= (INT)	8	I_DI (latched)	9	TON16	25
> (INT)	8	I_DI (unlatched)	0	TON32	53
<= (INT)	8	MOVE (DINT) - (latched)	17	TP16	26
< (INT)	8	MOVE (DINT) - (unlatched)	0	TP32	54
<> (INT)	6	MOVE (INT) - (latched)	9	Logical operations	1
== (DINT)	11	MOVE (INT) - (unlatched)	0	NOT)	
>= (DINT)	25	NEG	2	Encoders	
> (DINT)	25	POS	2	Encoder 16 bit	64
<= (DINT)	25	SHIFT	18	Encoder 32 bit	117
< (DINT)	25	SHIFT2	18	SSI master 13 bit	61
< (DINT) <> (DINT)	25 11	SHIFT2 SHIFT4	18 18	SSI master 13 bit SSI master 25 bit	61 100
< (DINT) <> (DINT) CP_GEN	25 11 29	SHIFT2 SHIFT4 SHIFT8	18 18 19	SSI master 13 bit SSI master 25 bit SSI listen 16 bit	61 100 77
< (DINT) <> (DINT) CP_GEN CTD16	25 11 29 36	SHIFT2 SHIFT4 SHIFT8 SR	18 18 19 1	SSI master 13 bit SSI master 25 bit SSI listen 16 bit SSI listen 32 bit	61 100 77 122

Table A-1 Resources of FPGA Used by Instructions

B

Parts Lists

Parts Included with the FM 352-5

The following parts are included with the FM 352-5 module:

Table B-1	Parts for the FM 352-5 Module
Table D-T	

Part	Description	Order Number
P-bus connector expansion bus	To connect FM module on S7 rail to adjacent module	6ES7 390-0AA00-0AA0
2-pin connector	For 24 VDC module power supply	_
Label, for 40-pin connector	To identify input and output signals	6ES7 392-2XX10-0AA0
Door, I/O terminal connector	To cover wire connections	_
Door, 24 V power connector	To cover external power connector	_

Accessory Components for the FM 352-5

The following accessories are required to operate the FM 352-5 module:

Table B-2	Spare Parts for the FM 352-5 Module
-----------	-------------------------------------

Part	Description	Order Number						
40-pin terminal connector	For input and output signals to the module	6ES7 392-1AM00-0AA0						
Micro Memory Card (MMC)	For non-volatile program and configuration data storage; required by the module for program execution.	6ES7 953-8LL00-0AA0						

Table B-3 lists some of the recommended parts that can be used with the FM 352-5 module. The "XXXX" digits at the end of a part number indicates that the catalog offers several different versions of the part, which are designated by different part numbers.

Part	Description	Order Number						
SSI Encoder	RS-422, TTL	6FX2001-5XXXX						
Asymmetrical Encoder	RS-422, TTL	6FX2001-2XXXX						
Asymmetrical Encoder	Optical incremental with HTL level	6FX2001-4XXXX						
Cable connector	Connects to encoder: 12-wire connector, package of 3	6FX2003-0CE12						
Cable	Suitable for all encoders: 12-wire, 200 meters (other lengths are available; refer to your catalog for other part numbers).	6FX2008-1BD21-3AA0						
Shield Contact Element	Fixing bracket with two bolts for attaching shield terminals to the rail	6ES7 390-5AA00-0AA0						
Terminal Element	For one cable with a shield diameter of 3 to 8 mm (0.12 to 0.31 in.)	6ES7 390-5BA00-0AA0						
Terminal Element	For one cable with a shield diameter of 4 to 13 mm (0.16 to 0.51 in.)	6ES7 390-5CA00-0AA0						

Table B-3 Recommended Parts for the FM 352-5 Module

Index

Numbers

24 V encoder signals, 6-11 24 VDC supply, 3-3 5 V encoder signals, 6-10

Α

Address, for questions, iv Addresses, input and output, 4-8 Agency approvals, iii Application example, 5-36 Application FB, 5-3–5-23

В

Basic tasks, overview, 1-8 Binary scaler, 5-47 BiScale (binary scaler), 5-47 Bit shift register, 5-55 Blocks (FBs), library, 4-2 Burst pulses, A-4

С

Cables encoder connections, 3-8-3-9 shielded, connecting, 3-10 **CD-ROM** FM 352-5 configuration software, 4-2 SIMATIC documentation set, iii CE marking, A-2 Climatic environmental conditions, A-5 Clock pulse generator, 5-51 Clock rate, 6-15 CMP (compare function), 5-45 Compare function, 5-45 Compiling, program, 5-33-5-34 Configuration parameters, 4-11 saving and compiling, 4-16 software installation, 4-2 systems, 1-6 Connector, front, 1-5, 3-4-3-6 Connectors declarations, 5-10 examples, 5-20

Consistency check, 4-15 Contents of the manual, iii Continuous counting mode, 6-7 Control, programming, 4-17 Control bytes, 8-4 encoder, 8-6 module, 8-5 Count ranges continuous counting, 6-7 periodic counting, 6-9 single counting, 6-7, 6-8 Counter down, 5-53 up. 5-52 up/down, 5-54 Counting modes, for incremental encoders, 6-5-6-9 CP Gen (clock pulse generator), 5-51 CPU data exchange with FM module, 1-3, 5-26, 5-28 system configuration, 1-6 CPU In data structure, 5-5, 5-31 CPU Out data structure, 5-4, 5-30 CSA certification, A-2 CTD (down counter), 5-53 CTU (up counter), 5-52 CTUD (up/down counter), 5-54

D

Data block creating, 4-17 data flow in debug mode, 5-26 updating instance, 5-12 Data bytes, 8-4 Data consistency, 5-11 Data record 0, diagnostics, 7-4 Data shift, 6-16 Data shift direction, 6-15 Debug interface FB, 5-25 Debug mode operation, 5-26 Debugging the program, 5-32 Definition, of electromagnetic compatibility, A-4 Degree of protection IP 20, A-6 Delay time, 6-15 Delay time for inputs, 4-13

Diagnostic parameters, 4-10 Diagnostics, 7-1 data record 0, 7-4 data record 1, 7-5 data record 128, 7-6 interrupt events, 7-3 responses to interrupts, 7-4 Documentation, iii Double evaluation of encoder pulse, 6-13 Down counter, 5-53 Downloading example program, 5-37 program, 5-33–5-34 Dynamic parameters, 5-38

Ε

Edge, declarations, 5-9 Electromagnetic compatibility, A-4 Electrostatic discharge, A-4 Emergency stop devices, 3-2 Emission of radio interference, A-5 Encoder data structure, 5-7 Encoders 24 V incremental, 6-11 5 V differential. 6-10 cable connections, 3-8-3-9 continuous counting mode, 6-7 periodic counting mode, 6-9 signals, 6-2 single counting mode, 6-8 SSI, 6-15 types, 6-2 Example application, 5-36 Execution time, 1-8

F

Features of the module, 1-4–1-5 Filter, input delay, 4-11 Filters, 4-13 Fixing bracket, for shield terminals, 3-10 Flip-flop declarations, 5-9 reset/set, 5-43 set/reset, 5-42 FM approval, A-3 FPGA (Field Programmable Gate Array) normal mode operation, 5-28 parallel program execution, 5-21 resources, A-12 stand-alone operation, 5-35 Front connector, 1-5, 3-4–3-6 Function Block (FB) application, 5-3–5-23 data flow in debug mode, 5-26 data flow in normal mode, 5-28 interface, 5-24–5-31 library, 4-2, 5-15 Functions of the module, 1-2

G

General rules, 3-2 General tab, configuration dialog, 4-7 Getting Started example program, 5-36 GSD file, 8-3

Н

Hardware, installation, 2-3 Hardware configuration assigning parameters, 4-9 assigning properties, 4-7 overview, 1-3, 4-4 starting, 4-5–4-6

I

I_DI (convert integer to double integer), 5-42 Identification label, 1-5 IEC 204, 3-2 Indicators, status, 1-4, 7-2 Information, aids to finding, iv Input declarations, 5-4 normally closed, 5-40 normally open, 5-40 Input data bytes, 8-4 Input filters, 4-13 Input/output addresses, assigning, 4-8 Inserting the FM module, 4-6 Installation rules, 2-2

Installing configuration software, 4-2 the FM module, 2-3 Instance data block, 5-12 Instruction operands, 5-16 Instruction set, 5-40-5-56 binary scaler, 5-47 bit shift register, 5-55 clock pulse generator, 5-51 compare function, 5-45 down counter, 5-53 I DI, 5-42 midline output connector, 5-41 MOVE, 5-41 negative edge detection, 5-45 negative RLO edge detection, 5-44 normally closed input, 5-40 normally open input, 5-40 NOT, 5-41 off-delay timer, 5-50 on-delay timer, 5-49 output coil, 5-40 positive edge detection, 5-44 positive RLO edge detection, 5-43 pulse timer, 5-48 reset/set flip-flop, 5-43 set/reset flip-flop, 5-42 up counter, 5-52 up/down counter, 5-54 Insulation testing, A-6 Interface FB, 5-24-5-31 debug, 5-25 normal, 5-27 parameters, 5-29 Internet address, iv Interrupts declarations, 5-6 diagnostic, 7-3

L

Labeling strip, 1-5

Ladder logic instructions, 5-40-5-56 binary scaler. 5-47 bit shift register, 5-55 clock pulse generator, 5-51 compare function, 5-45 down counter, 5-53 I DI, 5-42 midline output connector, 5-41 MOVE, 5-41 negative edge detection, 5-45 negative RLO edge detection, 5-44 normally closed input, 5-40 normally open input, 5-40 NOT, 5-41 off-delay timer, 5-50 on-delay timer, 5-49 output coil, 5-40 positive edge detection, 5-44 positive RLO edge detection, 5-43 pulse timer, 5-48 reset/set flip-flop, 5-43 set/reset flip-flop, 5-42 up counter, 5-52 up/down counter, 5-54 LED status indicators, 1-4, 7-2 Library declarations, 5-8 function block, 4-2, 5-15

Μ

Memory reset, 5-39 Midline output connector, 5-41 MMC in stand-alone operation, 5-35 slot, 1-4 status bits, 8-5 Mode debug, 5-26 normal, 5-28 stand-alone, 5-35 Mode switch, 1-4 Module functions, 1-2 Module parameters, setting, 4-9 Monitoring example program, 5-37 program execution, 5-32 MOVE, 5-41 Multi-phase clocking, 5-21 Multi-turn SSI encoders, 6-15

Ν

N (negative RLO edge detection), 5-44 NEG (negative edge detection), 5-45 Negative edge detection, 5-45 Negative RLO edge detection, 5-44 Non-S7 control environment, 1-6 Non-S7 CPU system requirements, 8-3 Normal interface FB, 5-27 Normal mode operation, 5-28 NOT, 5-41

0

Off-delay timer, 5-50 On-delay timer, 5-49 Operands, 5-16 Operating mode debug, 5-26 normal, 5-28 Operation, stand-alone, 5-35 Output coil, 5-40 declarations, 5-5 Output data bytes, 8-4 Overload, output alarm, 4-10 Overview of basic tasks, 1-8

Ρ

P (positive RLO edge detection), 5-43 Parameters configuration, 4-11 diagnostic, 4-10 interface FB, 5-29 module, 4-9 Parts lists, B-1 Performance characteristics, 1-3 Periodic counting mode, 6-9 Physical features of the module, 1-4–1-5 Polarity, encoder signals, 4-12 POS (positive edge detection), 5-44 Positive edge detection, 5-44 Positive RLO edge detection, 5-43 Power supplies, wiring, 3-7 Program development environment, 1-6 Program elements, 5-13, 5-14, 5-15, 5-40-5-56 Programming configuration dialog tab, 4-17 overview, 1-3 overview of tasks, 5-2 Programming control, setting, 4-17 Project, creating, 4-5 Properties dialog, accessing, 4-7 Protection against outside electrical influences, 3-3 Pulse evaluation, 6-12-6-14 Pulse timer, 5-48

Q

Quadruple evaluation of encoder pulse, 6-14 Questions, iv

R

Rated voltage, A-6 Regulations, 3-2 Related documentation, iii Removing the module, 2-3 Resetting memory, 5-39 Resources, FPGA, A-12 Response time, 1-8 RS (reset/set flip-flop), 5-43 Running example program, 5-37

S

S7 control environment, 1-6 S7-300 station, inserting, 4-6 Safety class, A-6 Saving hardware configuration, 4-16 program, 5-32 Setup, software installation, 4-2 Shield contact element, 3-10, 3-11 Shield terminal, 3-10 SHIFT (bit shift register), 5-55 Shift register length, 6-15 Shipping conditions, A-4 SIMATIC Manager, 4-5 Single counting mode, 6-8 Single evaluation of encoder pulse, 6-13 Single scan mode, 5-34 Software installation, 4-2 Specific applications, 3-2 Specifications, A-1 SR (set/reset flip-flop), 5-42 SSI encoder signals, 6-15-6-16 Stand-alone control environment, 1-6 installation, 2-4 operation, 5-35 Standards, iii Standards, certificates and approvals, A-2 Startup of the system after specific events, 3-2 Static elements, 5-6 Status bits, declarations, 5-6 Status bytes, 8-4 encoder, 8-6 MMC, 8-7 module, 8-5 power supply, 8-7 SSI encoder, 8-7 Status indicators, 1-4, 7-2 STEP 7 for configuring FM 352-5 module, 4-3 program development environment, 1-6 SIMATIC Manager, 4-5 standard instructions, 5-13, 5-14 version, 1-3 Storage conditions, A-4 Support, technical, iv Switch, operating mode, 1-4 System configurations, 1-6

Technical specifications, A-7 climatic environmental conditions, A-5 electromagnetic compatibility, A-4 mechanical environmental conditions, A-5 shipping and storage conditions, A-4 Technical support, iv Terminal connector, 1-5, 3-4-3-6 Test voltage, A-6 Timers off-delay, 5-50 on-delay, 5-49 pulse, 5-48 TOF (off-delay timer), 5-50 TON (on-delay timer), 5-49 Tools required for installation, 2-2 TP (pulse timer), 5-48 Troubleshooting, 7-1

U

UL approval, A-2 Up counter, 5-52 Up/Down counter, 5-54 User data interface, 8-4 User FB, 5-3–5-23

W

Wire break, diagnostic parameter, 4-10 Wiring inputs and outputs, 3-7 power supplies, 3-7 terminal assignments, 3-5

Т

Tasks, overview, 1-8

То

SIEMENS ENERGY & AUTOMATION INC ATTN: TECHNICAL COMMUNICATIONS M/S 519 3000 BILL GARLAND ROAD PO BOX 1255 JOHNSON CITY TN USA 37605-1255

From

Name:		 	 	
Job Title:		 	 	
Company Name:		 	 	
Street:		 	 	
City and State	:	 	 	
Country:		 	 	
Telephone:		 	 	

Please check any industry that applies to you:

- □ Automotive
- □ Chemical
- □ Electrical Machinery
- □ Food

X

- □ Instrument and Control
- □ Non-electrical Machinery
- Petrochemical

- □ Pharmaceutical
- Plastic
- Pulp and Paper
- Textiles
- **Transportation**
- □ Other _____

Remarks Form

Your comments and recommendations will help us to improve the quality and usefulness of our publications. Please take the first available opportunity to fill out this questionnaire and return it to Siemens.

Please give each of the following questions your own personal mark within a range from 1 (very good) to 5 (very poor).

- 1. Do the contents meet your requirements?
- 2. Is the information you need easy to find?
- 3. Is the text easy to understand?
- 4. Does the level of technical detail meet your requirements?
- 5. Please rate the quality of the graphics and tables.

Additional comments:

 	_	-	—	-	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	—	_	_	_	_	-	-	_	_	_	_	—	-	—	—	_	_
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 			_							_						_	_	_				_									_		_					
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
 	_	-	-	-	-	-	-	—	—	-	_	-	-	-	-	-	-	-	-	_	—	-	-	_	-	-	-	-	-	-	-	-	-	-	-	_	-	-
 	_	-	-	_	_	_	_	_	_	_	_	_	_	-	-	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	-	_	_	_	-	_	_	_
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 	_	-	-	-	-	-	-	_	_	_	-	_	_	_	_	_	_	_	_	_	_	-	_	-	-	-	-	-	-	-	_	-	-	-	-	-	-	-
 	_	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	—	—	-	_
 	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	-	_	_	_	_	_	_	-	_	_	-	_
 	_	_	-	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_
 	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_	_

 \square