

**Document No.: USM-0002** 

Issue: D

Date: 26/02/2015

	Name	Date	Signed
Author	Andrew Strain	30/07/2010	Juliu 8
Modified	Paul Yarr	26/02/2015	Pyorr,
Approved	Alan Kane	26/02/2015	Alex Viso

Clyde Space Ltd.

5B, Skypark 5, 45 Finnieston Street, Glasgow, G3 8JU, U.K.

t: + 44 (0) 141 946 4440

enquiries@clyde-space.com www.clyde-space.com

Registered in Scotland No. SC285287

at 123 St Vincent Street Glasgow G2 5EA

SPACE (58)
58, Skypark 5, 45 Finnieston

Issue: D Date: 26/02/2015 Page: 2 of 44

5B, Skypark 5, 45 Finnieston Street, Glasgow, G3 8JU

## **Document Control**

Issue	Date	Section	Description of Change	Reason for Change
Α	22/07/10	All	First Draft	N/A
В	30/07/2010	Revision Control 11.4	Rev B onwards only  ADC conversion Equations Updated	Telemetry equation changes Improvement of telemetry circuit accuracy
С	19/01/2015	11.2 and 11.3	Section 11.2 and 11.3 minor updates	Readability
D	26/02/2015	Several	Updates throughout to being in line with current build standard	Updated hardware build standard

#### **Revision Control**

Product	Part Number	Revisions covered	Notes
Cubesat FleXible Electronic Power System	CS-XUEPS2-42	В	4 Large BCRs, 2 Small BCRs
Cubesat FleXible Electronic Power System	CS-XUEPS2-41	Е	4 Large BCRs, 1 Small BCR

## **Acronyms and Abbreviations**

BCR	Battery Charge Regulator
PCM	Power Conditioning Module
-	
PDM	Power Distribution Module
MPPT	Maximum Power Point Tracker
USB	Universal Serial Bus
ESD	Electro Static Discharge
TLM	Telemetry
EPS	Electrical Power System
EoC	End of Charge
AMUX	Analogue Multiplexer
ADC	Analogue to Digital Converter
AIT	Assembly, Integration and Testing
1U	1 Unit (Cubesat standard size)
3U	3 Unit (Cubesat standard size)
FleXU/XU	FleXible Unit (suitable for various satellite configurations)
rh	Relative Humidity
Wh	Watt Hour
Ah	Ampere Hour
DoD	Depth of Discharge
Kbits <sup>-1</sup>	Kilobits per second
Voc	Open Circuit Voltage
Isc	Short Circuit Current
2s1p	Battery configuration – 2 cells in series, 1 battery in parallel (single string)
2s2p	Battery configuration – 2 cells in series, 2 batteries in parallel
2s3p	Battery configuration – 2 cells in series, 3 batteries in parallel

5B, Skypark 5, 45 Finnieston Street, Glasgow, G3 8JU

Issue: D Date: 26/02/2015 Page: 3 of 44

#### **Related Documents**

No.	Document Name	Doc Ref.
RD-1	Battery board User Manual	TBC
RD-2	CubeSat Design Specification	CubeSat Design Specification Rev. 12
RD-3	NASA General Environmental Verification Standard	GSFC-STD-7000 April 2005
RD-4	CubeSat Kit Manual	<u>UM-3</u>
RD-5	Solar Panel User Document	ТВС
RD-6	Power System Design and Performance on the World's Most Advanced In-Orbit Nanosatellite	<u>As named</u>

#	Warning 🔥	Risk
	Ensure headers H1 and H2 are correctly aligned before mating boards	If misaligned, battery positive can short to ground, causing failure of the battery and EPS
	Ensure switching configuration is implemented correctly before applying power to EPS	If power is applied with incorrect switch configuration, the output of the BCR can be blown, causing failure of the EPS and subsequent damage to the battery
	Observe ESD precautions at all times	The battery is a static sensitive system. Failure to observe ESD precautions can result in failure of the battery
	Ensure not to exceed the maximum stated limits	Exceeding any of the stated maximum limits can result in failure of the battery
	Ensure batteries are fully isolated during storage	If not fully isolated (by switch configuration or separation) the battery may over-discharge, resulting in failure of the battery
	No connection should be made to H2.35-36	These pins are used to connect the battery to the EPS. Any connections to the unregulated battery bus should be made to pins H2.43-44
	H1 and H2 pins should not be shorted at any time	These headers have exposed live pins which should not be shorted at any time. Particular care should be taken regarding the surfaces these are placed on.
8	Battery should only be operated when integrated with an EPS	The EPS includes a number of protection circuits for the battery. Operation without these protections may lead to damage of the batteries
<u></u>	Do not discharge batteries below 6V	If the battery is discharged to a voltage below 6V the cells have been compromised and will no longer hold capacity
10	If batteries are over-discharged DO NOT attempt to recharge	If the battery is over discharged (below 6V) it should not be recharged as this may lead to cell rupture.



Issue: D Date: 26/02/2015

Pan	ıe: 4	Lot	F 44

1.	Introduction	6
1.1	Additional Information Available Online	6
1.2	Continuous Improvement	6
1.3	Document Revisions	6
2.	Overview	7
3.	Maximum Ratings <sup>(1)</sup>	8
4.	Electrical Characteristics	9
5.	Handling and storage	. 10
5.1	Electro Static Discharge (ESD) Protection	10
5.2	General Handling	10
5.3	Shipping and Storage	10
6.	Materials and Processes	. 11
6.1	Materials Used	11
6.2	Processes and Procedures	11
7.	System Description	. 12
7.1	System Overview	13
7.2	Autonomy and Redundancy	14
7.3	Quiescent Power Consumption	14
7.4	Mass and Mechanical Configuration	14
8.	Interfacing	. 15
8.1	Connector Layout	15
8.2	Solar Array Connection	16
8.3	Solar Array Harness	19
8.4	Temperature sensing interface	19
8.5	Non-Clyde Space Solar Arrays	19
8.6	CubeSat Kit Compatible Headers	20
8.7	Cubesat Kit Header Pin Out	21
8.8	Switch Options	23
8.9	Battery connection	25
8.10	Buses	25
9.	Technical description	. 26
9.1	Charge Method	26
9.2	BCR Power Stage Overview	27
9.3	MPPT	27
9.4	5V and 3.3V PCM	28
10.	General protection	. 29
10.1	Over-Current Bus Protection	29
10.2	Battery Under-voltage Protection	30
11.	Telemetry and Telecommand	. 31
11.1	I <sup>2</sup> C Node	31



Issue: D	Date: 26/02/2015	Page: 5 of 44
155ac. D	Dutc. 20/02/2013	ruge. 5 or 11

11.2	Command Summary	33
11.3	ADC Channels and Conversion Equations	35
12.	Test	37
12.1	Power up/Down Procedure	37
12.2	Solar Array Input	38
12.3	Battery Setup	39
12.4	Configuration and Testing	39
13.	Developer AIT	42
14.	Compatible Systems	44


Date: 26/02/2015 Page: 6 of 44

SPACE

5B, Skypark 5, 45 Finnieston
Street, Glasgow, G3 8JU

1. Introduction

This document provides information on the features, operation, handling and storage of the Clyde Space FleXU EPS. The FleXU EPS has been designed to be flexible to your satellite's power requirements, providing four 'large' BCRs (for 4-8 cell solar panel pairs) and either one, or two 'small' BCRs (for 2 cell solar panel pairs). The FleXU EPS will integrate with a suitable battery and solar arrays to form a complete power system for use on a CubeSat or Nanosat.



\* BCR6 only on CS-XUEPS2-42 and CS-XU-EPS2-42A

Figure 1-1 System Diagram

#### 1.1 Additional Information Available Online

Additional information on CubeSats and Clyde Space Systems can be found at <a href="www.clyde-space.com">www.clyde-space.com</a>. You will need to login to our website to access certain documents.

#### 1.2 Continuous Improvement

At Clyde Space we are continuously improving our processes and products. We aim to provide full visibility of the changes and updates that we make, and information of these changes can be found by logging in to our website: <a href="http://www.clyde-space.com">http://www.clyde-space.com</a>.

## 1.3 Document Revisions

In addition to hardware and software updates, we also make regular updates to our documentation and online information. Notes of updates to documents can also be found at <a href="https://www.clyde-space.com">www.clyde-space.com</a>.

SPACE

5B, Skypark 5, 45 Finnieston
Street, Glasgow, G3 8JU

Issue: D Date: 26/02/2015 Page: 7 of 44

## 2. OVERVIEW

This is the second generation of Clyde Space CubeSat Electronic Power System, developed by our team of highly experienced Spacecraft Power Systems and Electronics Engineers.

Since introducing the first generation in 2006, Clyde Space has shipped over 120 EPS and Batteries to a variety of customers in Europe, Asia and North America. The second generation EPS builds on the heritage gained with the first generation, whilst increasing power delivery capability by approximately 50%. Furthermore, we have implemented an ideal diode mechanism, which ensures that there will be zero draw on the battery in launch configuration.

Clyde Space is the World leading supplier of power system components for CubeSats. We have been designing, manufacturing, testing and supplying batteries, power system electronics and solar panels for space programmes since 2006. Our customers range from universities running student led missions, to major space companies and government organisations.

Issue: D Date: 26/02/2015 Page: 8 of 44

## 3. MAXIMUM RATINGS(1)



OVER OPER	ATING TEMPERATURE RANG	GE (UNLESS OTHE	RWISE STATED)	
		BCR	Value	Unit
	SA1 (pin 1 <b>or</b> pin 4)	BCR1 (12W)	25	V
	SA2 (pin 1 <b>or</b> pin 4)	BCR2 (12W)	25	V
La cout V = lb = = = (2)	SA3 (pin 1 <b>or</b> pin 4)	BCR3 (12W)	25	V
Input Voltage <sup>(2)</sup>	SA4 (pin 1 <b>or</b> pin 4)	BCR4 (12W)	25	V
	SA5 (pin 1 <b>or</b> pin 4)	BCR5 (3W)	10	V
	SA6 (pin 1 <b>or</b> pin 4) <sup>(3)</sup>	BCR6 (3W)	10	V
	Battery		8.3	V
	5V Bus		5.05	V
	3.3V Bus		3.33	V
		Notes	Value	Unit
Innut Current	BCR1-4	@16V	750	mA
Input Current	BCR5-6 <sup>(3)</sup>	@6V	750	mA
	Battery Bus	@8.26V	6	А
Output Current	5V Bus	@5V	4	А
	3.3V Bus	@3.3V	4	А
Operating Temperature			-40 to +85	°C
Storage Temperature			-50 to +100	°C
Vacuum			10-5	torr
Radiation Tolerance			(TBC)	kRad
Shock			(TBC)	
Vibration			To [RD-3]	

Table 3-1 Max Ratings of the FleXU EPS2

- (1) Stresses beyond those listed under maximum ratings may cause permanent damage to the EPS. These are the stress ratings only. Operation of the EPS at conditions beyond those indicated is not recommended. Exposure to absolute maximum ratings for extended periods may affect EPS reliability
- (2) De-rating of power critical components is in accordance with ECSS guidelines.
- (3) BCR 6 only available on CS-XUEPS2-42

Issue: D Date: 26/02/2015 Page: 9 of 44

## 4. ELECTRICAL CHARACTERISTICS

Description	Conditions	Min	Typical	Max	Unit
12W BCR (1-4)					
Input Voltage		7.4		25	V
Output Voltage		6.2		8.26	V
Output Current		0		1.2	А
Switching Frequency		245	250	255	KHz
Efficiency	@16.5V input, Full Load	85%	90%	92%	
3W BCR (5-6)					
Input Voltage		3.5		8(1)	V
Output Voltage		6.2		8.26	V
Output Current		0		0.5	А
Operating Frequency		160	170	180	KHz
Efficiency	@6V input, Full Load	77%	79%	80%	
Unregulated Battery Bus					
Output Voltage		6.2		8.26	V
Output Current			4	4.2	А
Operating Frequency					
Efficiency	@8.26V input, Full Load	98.5%	99%	99.5%	
5V Bus					
Output Voltage		4.95	5	5.05	V
Output Current			4	4.2	А
Operating Frequency		470	480	490	kHz
Efficiency	@5V input, Full Load	95%	96%	98%	
3.3V Bus					
Output Voltage		3.276	3.3	3.333	V
Output Current			4	4.2	А
Operating Frequency		470	480	490	kHz
Efficiency	@3.3V input, Full Load	94%	95%	97%	
Communications					
Protocol			I <sup>2</sup> C		
Transmission speed			100	400	KBps
Bus voltage		3.26V	3.3V	3.33V	
Node address			0x2B		Hex
Address scheme			7bit		
Node operating frequency			8MHz		
Quiescent Operation					
	Flight Configuration of				
Power Draw	Switches			<0.1	W
Physical		L	W	Н	
Dimensions	Height from top of PCB to	0.5	00	15.24	
Dimensions	bottom of next PCB in stack	95	90	15.24	mm
Maight	CS-XUEPS2-41	130	133	136	g
Weight	CS-XUEPS2-42	134	137	140	G

Table 4-1 Performance Characteristics of the FleXU EPS2

(1) BCR6 can tolerate inputs of up to 9.18V on CS-XUEPS2-42A variant

Issue: D Date: 26/02/2015 Page: 10 of 44

## 5. HANDLING AND STORAGE

The EPS requires specific guidelines to be observed for handling, transportation and storage. These are stated below. Failure to follow these guidelines may result in damage to the units or degradation in performance.

### 5.1 Electro Static Discharge (ESD) Protection



The EPS incorporates static sensitive devices and care should be taken during handling. Do not touch the EPS without proper electrostatic protection in place. All work carried out on the system should be done in a static dissipative environment.

## 5.2 General Handling

The EPS is designed to be robust and able to withstand flight conditions. However, care must be taken when handling the device. Do not drop the device as this can damage the EPS. There are live connections between the battery systems and the EPS on the CubeSat Kit headers. All metal objects (including probes) should be kept clear of these headers.

Gloves should be worn when handling all flight hardware.

Flight hardware should only be removed from packaging in a class 100000 (or better) clean room environment.

#### 5.3 Shipping and Storage

The devices are shipped in anti-static, vacuum-sealed packaging, enclosed in a hard protective case. This case should be used for storage. All hardware should be stored in anti-static containers at temperatures between 20°C and 40°C and in a humidity-controlled environment of 40-60%rh.

The shelf-life of this product is estimated at 5 years when stored appropriately.

Issue: D Date: 26/02/2015 Page: 11 of 44

## 6. MATERIALS AND PROCESSES

## 6.1 Materials Used

	Material	Manufacturer	%TML	%CVCM	%WVR	Application
1.	Araldite 2014 Epoxy	Huntsman	0.97	0.05	0.33	Adhesive fixing
2.	1B31 Acrylic	Humiseal	3.89	0.11	0.09	Conformal Coating
3.	DC 6-1104	Dow Corning	0.17	0.02	0.06	Adhesive fixing on modifications
4.	Stycast 4952	Emerson & Cuming	0.42	0.17	0.01	Thermally Conductive RTV
5.	PCB material	FR4	0.62	0	0.1	Note: worst case on NASA out- gassing list
6.	Solder Resist	CARAPACE EMP110 or XV501T-4	0.95 or 0.995	0.02 Or 0.001	0.31	-
7.	Solder	Sn62 or Sn63 (Tin/Lead)	-	-	-	-
8.	Flux	Alpha Rosin Flux, RF800, ROL 0	-	-	-	Note: ESA Recommended

**Table 6-1 Materials List** 

Part Used	Manufacturer	Contact	Insulator	Туре	Use
DF13-6P-1.25DSA(50)	Hirose	Gold Plated	Polyamide	PTH	Solar Array Connectors
ESQ-126-39-G-D	Samtec	Gold Plated	Black Glass Filled Polyester	PTH	CubeSat Kit Compatible Headers
DF13-6S-1.25C	Hirose	N/A	Polyamide	Crimp Housing	Harness for Solar Arrays (sold separately)
DF13-2630SCFA(04)	Hirose	Gold Plated	N/A	Crimp	Harness for Solar Arrays (sold separately)

**Table 6-2 Connector Headers** 

## 6.2 Processes and Procedures

All assembly is carried out and inspected to ESA Workmanship Standards; ECSS-Q-ST-70-08C and ECSS-Q-ST-70-38C.

-42 Page: 12 of 44 5B, Sk

Street, Glasgow, G3 8JU

Issue: D Date: 26/02/2015

## 7. SYSTEM DESCRIPTION

The Clyde Space FleXU EPS is optimised for Low Earth Orbit (LEO) missions with a maximum altitude of 850km. The EPS is designed for integration with spacecraft that have multiple solar panels, which may be configured in a number of different ways, with a maximum of four pairs of 4-8 cell panels and two pairs of 2 cell panels (one 2 cell and one 3 cell for the CS-XUEPS2-42A variant of the EPS). Pairs should be arranged so that at any given time the panel pair cannot output any greater than 12W for the large panels and 3W for the small panels (4.5W on SA6 for the CS-XUEPS2-42A variant of the EPS). The EPS can accommodate various solar panel configurations, and has been designed to be versatile; please consult our support team if you have specific requirements for connecting the EPS to your spacecraft.

The Clyde Space EPS connects to the solar panels via 5-6 independent Battery Charge Regulators (BCRs). Each BCR can be connected to two solar arrays in parallel, provided the connected panels cannot output a power greater than 12W for BCRs 1-4 and 3W for BCRs 5 and 6 (4.5W on SA6 for the CS-XUEPS2-42A variant of the EPS). There are a number of possible configurations that can be used, depending on the deployment configuration. Please contact Clyde Space to discuss possible configurations. Each of the BCRs has an inbuilt Maximum Power Point Tracker (MPPT). This MPPT will track the dominant panel of the connected pair (the directly illuminated panel).

The output of all BCRs are then connected together and, via the switch network, (described in Section 7.2), supply charge to the battery, Power Conditioning Modules (PCMs) and Power Distribution Modules (PDMs) via the switch network. The PCM/PDM network has an unregulated Battery Voltage Bus, a regulated 5V supply and a regulated 3.3V supply available on the satellite bus. The EPS also has multiple inbuilt protection methods to ensure safe operation during the mission and a full range of EPS telemetry via the I<sup>2</sup>C network. These are discussed in detail in Sections 10 and 11 respectively.




Figure 7-1 Some Possible Array Configuration

Date: 26/02/2015

Issue: D

Page: 13 of 44



## 7.1 System Overview




Figure 7-2 Function Diagram

Page: 14 of 44



## 7.2 Autonomy and Redundancy

All BCR power stages feature full system autonomy, operating solely from the solar array input and not requiring any power from the battery systems. This feature offers inbuilt redundancy since failure of one BCR does not affect remaining BCRs. Failure of the all strings of the battery (any of the CS-SBAT2-xx range) will not damage the BCRs but, due to the MPPT, will result in an intermittent interruption on all power buses (approximately every 2.5 seconds). Failure of one battery on the CS-SBAT-20 or two batteries on the CS-SBAT2-30 will not damage the BCRs and the system can continue to operate with a reduced capacity of 10Wh.

The rest of the power system is a robustly designed single string.

Date: 26/02/2015


### 7.3 Quiescent Power Consumption

All power system efficiencies detailed (for BCRs and PCMs) takes into consideration the associated low level control electronics. As such, these numbers are not included in the quiescent power consumption figures.

The  $I^2C$  node is the only circuitry not covered in the efficiency figures, and has a quiescent power consumption of  $\approx 0.1W$ , which is the figure for the complete EPS.

### 7.4 Mass and Mechanical Configuration

The mass of the system is approximately 133g and is contained on a PC/104 size mother card and mounted daughter card, compatible with the Cubesat Kit bus. Other versions of the EPS are available without the Cubesat Kit bus header.



\*SA6 only available on CS-XU-EPS2-42 and CS-XU-EPS2-42A

Figure 7-3 Board dimensions (mm)

Issue: D Date: 26/02/2015 Page: 15 of 44

## 8. INTERFACING

The interfacing of the EPS is outlined in Figure 8-1, including the solar array inputs, connection to the switch configuration, output of the power buses and communication to the I<sup>2</sup>C node. In the following section it is assumed that the EPS will be integrated with a Clyde Space Battery (CS-SBAT2-xx and/or CS-RBAT2-10).




Figure 8-1 Clyde Space EPS and Battery Simplified Connection Diagram

## 8.1 Connector Layout



The connector positions are shown in Figure 7-3, and described in Table 8.1.

Connector	Function
SA1	Solar Array connector for 12W +/- arrays
SA2	Solar Array connector for 12W +/- arrays
SA3	Solar Array connector for 12W +/- arrays
SA4	Solar Array connector for 12W +/- arrays
SA5	Solar Array connector for 3W +/- arrays
SA6*	Solar Array connector for 3W +/- arrays (4.5W on CS-XUEPS2-42A variant EPS)
H1	Cubesat Kit bus compatible Header 1
H2	Cubesat Kit bus compatible Header 2

\*CS-XUEPS2-42 and CS-XUEPS2-42A only

Date: 26/02/2015 Page: 16 of 44

SPACE


5B, Skypark 5, 45 Finnieston
Street, Glasgow, G3 8JU

Issue: D

#### **Table 8-1 Connector functions**

## 8.2 Solar Array Connection

The EPS has 5-6 connectors for the attachment of solar arrays. This interface accommodates inputs from the arrays with temperature telemetry for each.



**Figure 8-2 Solar Array Configuration** 

HIROSE DP12-6P-1.25 DSA connector sockets are used on the EPS. These are labelled SA1-SA6. SA1-SA4 are routed to BCR1-BCR4 respectively. These BCRs are capable of interfacing to 12W panels and should be harnessed to arrays with between 4-8 triple junction solar cells in series.

SA5-SA6 route to BCR5-BCR6 respectively, each of which are 3W (BCR6 is 4.5W on CS-XUEPS2-42A variant) channels that should be harnessed to the small arrays. The array lengths should be the same on joined panels, with 2 cells each (3 cells possible on SA6 with CS-XUEPS2-42A variant).




Figure 8-3 Solar Array Pin Numbering

Issue: D Date: 26/02/2015 Page: 17 of 44

Pin	Name	Use	Notes
1	+ ARRAY1 (12W)	+ Power Line	Power
2	GND	Ground Line	Power RTN and GND connection for Temp Sensor
3	+ARRAY1_TEMP_TELEM	+ Array1 Telemetry	Telemetry
4	- ARRAY1 (12W)	- Power Line	Power
5	GND	Ground Line	Power RTN and GND connection for Temp Sensor
6	-ARRAY1_TEMP_TELEM	- Array1 Telemetry	Telemetry

#### Table 8-2 Pin out for Header SA1

Pin	Name	Use	Notes
1	+ ARRAY2 (12W)	+ Power Line	Power
2	GND	Ground Line	Power RTN and GND connection for Temp Sensor
3	+ARRAY2_TEMP_TELEM	+ ARRAY2 Telemetry	Telemetry
4	- ARRAY2 (12W)	- Power Line	Power
5	GND	Ground Line	Power RTN and GND connection for Temp Sensor
6	-ARRAY2_TEMP_TELEM	- ARRAY2 Telemetry	Telemetry

#### Table 8-3 Pin out for Header SA2

Pin	Name	Use	Notes
1	+ ARRAY3 (12W)	+ Power Line	Power
2	GND	Ground Line	Power RTN and GND connection for Temp Sensor
3	+ARRAY3_TEMP_TELEM	+ ARRAY3 Telemetry	Telemetry
4	- ARRAY3 (12W)	- Power Line	Power
5	GND	Ground Line	Power RTN and GND connection for Temp Sensor
6	-ARRAY3_TEMP_TELEM	- ARRAY3 Telemetry	Telemetry

#### **Table 8-4 Pin out for Header SA3**

Pin	Name	Use	Notes
1	+ ARRAY4 (12W)	+ Power Line	Power
2	GND	Ground Line	Power RTN and GND connection for Temp Sensor
3	+ARRAY4_TEMP_TELEM	+ ARRAY4 Telemetry	Telemetry
4	- ARRAY4 (12W)	- Power Line	Power
5	GND	Ground Line	Power RTN and GND connection for Temp Sensor
6	-ARRAY4_TEMP_TELEM	- ARRAY4 Telemetry	Telemetry

**Table 8-5 Pin out for Header SA4** 



Issue: D Date: 26/02/2015 Page: 18 of 44

Pin	Name	Use	Notes
1	+ ARRAY5 (3W)	+ Power Line	Power
2	GND	Ground Line	Power RTN and GND connection for Temp Sensor
3	+ARRAY5_TEMP_TELEM	+ ARRAY5 Telemetry	Telemetry
4	- ARRAY5 (3W)	- Power Line	Power
5	GND	Ground Line	Power RTN and GND connection for Temp Sensor
6	-ARRAY5_TEMP_TELEM	- ARRAY5 Telemetry	Telemetry

**Table 8-6 Pin out for Header SA5** 

Pin	Name	Use	Notes
1	+ ARRAY6 (3W)*	+ Power Line	Power
2	GND	Ground Line	Power RTN and GND connection for Temp Sensor
3	+ARRAY6_TEMP_TELEM	+ ARRAY6 Telemetry	Telemetry
4	- ARRAY6 (3W)*	- Power Line	Power
5	GND	Ground Line	Power RTN and GND connection for Temp Sensor
6	-ARRAY6_TEMP_TELEM	- ARRAY6 Telemetry	Telemetry

\*4.5W on CS-XUEPS2-42A variant

Table 8-7 Pin out for Header SA6 (CS-XUEPS2-42 only)

Skypark 5, 45 Finnieston

Date: 26/02/2015 Issue: D Page: 19 of 44 Street, Glasgow, G3 8JU

## 8.3 Solar Array Harness

Clyde Space supply harnesses (sold separately) to connect the solar panels to the EPS, comprising two Hirose DF13-6S-1.25C connected at each end of the cable; one end connects to the EPS, with two halves of the harness connecting to opposing solar panels. Clyde Space solar arrays use Hirose DF13-6P-1.25H as the interface connector to the harness.

## 8.4 Temperature sensing interface

Temperature sensing telemetry is provided for each solar array connected to the EPS. A compatible temperature sensor (LM335M) is fitted as standard on Clyde Space solar arrays (for non-Clyde Space panels refer to section 8.5). The output from the LM335M sensor is then passed to the telemetry system via on board signal conditioning. Due to the nature of the signal conditioning, the system is only compatible with zener based temperature sensors i.e. LM335M or equivalent. Thermistor or thermocouple type sensors are incompatible with the conditioning circuit.




Figure 8-4 Temperature sensor block diagram

#### 8.5 Non-Clyde Space Solar Arrays

When connecting non-Clyde Space solar arrays care must be taken with the polarity, Pins 1,2 and 3 are for array(+)and pins 4, 5 and 6 relate to the opposite array (-). Cells used should be of triple junction type. If other cells are to be interfaced please contact Clyde Space.

Date: 26/02/2015 Page: 20 of 44



## 8.6 CubeSat Kit Compatible Headers



Connections from the EPS to the bus of the satellite are made via the CubeSat Kit compatible headers H1 and H2, as shown in Figure 8-6.









Figure 8-5 CubeSat Kit Header Schematic



**Figure 8-6 EPS Connector Pin Identification** 



Issue: D Date: 26/02/2015 Page: 21 of 44

## 8.7 Cubesat Kit Header Pin Out

		HEADER 1				HEADER	2
Pin	Name	Use	Notes	Pin	Name	Use	Notes
1	NC	Not Connected	Not Connected	1	NC	Not Connected	Not Connected
2	NC	Not Connected	Not Connected	2	NC	Not Connected	Not Connected
3	NC	Not Connected	Not Connected	3	NC	Not Connected	Not Connected
4	NC	Not Connected	Not Connected	4	NC	Not Connected	Not Connected
5	NC	Not Connected	Not Connected	Connected 5 N		Not Connected	Not Connected
6	NC	Not Connected	Not Connected	6	NC	Not Connected	Not Connected
7	NC	Not Connected	Not Connected	7	NC	Not Connected	Not Connected
8	NC	Not Connected	Not Connected	8	NC	Not Connected	Not Connected
9	NC	Not Connected	Not Connected	9	NC	Not Connected	Not Connected
10	NC	Not Connected	Not Connected	10	NC	Not Connected	Not Connected
11	NC	Not Connected	Not Connected	11	NC	Not Connected	Not Connected
12	NC	Not Connected	Not Connected	12	NC	Not Connected	Not Connected
13	NC	Not Connected	Not Connected	13	NC	Not Connected	Not Connected
14	NC	Not Connected	Not Connected	14	NC	Not Connected	Not Connected
15	NC	Not Connected	Not Connected	15	NC	Not Connected	Not Connected
16	NC	Not Connected	Not Connected	16	NC	Not Connected	Not Connected
17	NC	Not Connected	Not Connected	17	NC	Not Connected	Not Connected
18	NC	Not Connected	Not Connected	18	NC	Not Connected	Not Connected
19	NC	Not Connected	Not Connected	19	NC	Not Connected	Not Connected
20	NC	Not Connected	Not Connected	20	NC	Not Connected	Not Connected
21	ALT I <sup>2</sup> C	Alt I <sup>2</sup> C clock	0ohm resistor R265 (must fit to	21	NC	Not Connected	Not Connected
21	CLK	connection	operate)	21	IVC	Not connected	Not connected
22	NC	Not Connected	Not Connected	22	NC	Not Connected	Not Connected
			0ohm resistor			110t comicated	1101 00111100100
23	ALT I <sup>2</sup> C	Alt I <sup>2</sup> C data	R264 (must fit to	23	NC	Not Connected	Not Connected
	DATA	connection	operate)				
24	NC	Not Connected	Not Connected	24	NC	Not Connected	Not Connected
25	NC	Not Connected	Not Connected	25	+5V BUS	+5V Power bus	Regulated 5V bus
26	NC	Not Connected	Not Connected	26	+5V BUS	+5V Power bus	Regulated 5V bus
27	NC	Not Connected	Not Connected	27	+3.3V	+3V3 Power	Regulated 3V3
	110	- Not connected	140t Connected		BUS	bus	bus
28	NC	Not Connected	Not Connected	28	+3.3V	+3V3 Power	Regulated 3V3
					BUS	bus	bus
29	NC	Not Connected	Not Connected	29	GND	Ground	System power
						connection Ground	return System nower
30	NC	Not Connected	Not Connected	30	GND	connection	System power return
31	NC	Not Connected	Not Connected	31	NC	Not Connected	Not Connected
			Use to charge			Ground	System power
32	USB_5	USB 5+v	battery via USB	32	GND	connection	return
22	NC	Not Connected	Not Connected	33	BATT	Power line	Pull pin normally
33	INC	Not Connected	Not Connected	33	POS	Power line	connected pin
34	NC	Not Connected	Not Connected	34	BATT	Power line	Pull pin normally
	II.C	Not connected	140t Connected		POS	1 GWEI IIIIC	connected pin
35	NC	Not Connected	Not Connected	35	PCM IN	Power line	Sep SW normally
							connected pin
36	NC	Not Connected	Not Connected	36	PCM IN	Power line	Sep SW normally connected pin
						Dummy Load	Pull pin normally
37	NC	Not Connected	Not Connected	37	DL	Protection	open pin
						Dummy Load	Pull pin normally
38	NC	Not Connected	Not Connected	38	DL	Protection	open pin
39	NC	Not Connected	Not Connected	39	NC	Not Connected	Not Connected
40	NC	Not Connected	Not Connected	40	NC	Not Connected	Not Connected
41	I <sup>2</sup> C DATA	I <sup>2</sup> C data	Data for I <sup>2</sup> C	41	BCR OUT	Power line	Common point PP
71	TCDATA	T C data	communications	71	BCK OOT	rower line	+SS pins
42	NC	Not Connected	Not Connected	42	BCR OUT	Power line	Common point PP
		Trot commedica			DON CO.	T OWET MITE	+SS pins
43	I <sup>2</sup> C CLK	I <sup>2</sup> C clock	Clock for I <sup>2</sup> C	43	BCR OUT	Power line	Common point PP
			communications		-		+SS pins
44	NC	Not Connected	Not Connected	44	BCR OUT	Power line	Common point PP +SS pins
					Battery		
45	NC	Not Connected	Not Connected	45	Bus	Power line	Output to battery bus
					Battery		Output to battery
46	NC	Not Connected	Not Connected	46	Bus	Power line	bus
47	NC	Not Connected	Not Connected	47	NC	Not Connected	Not Connected
48	NC	Not Connected	Not Connected	48	NC	Not Connected	Not Connected
49	NC	Not Connected	Not Connected	49	NC	Not Connected	Not Connected



Issue: D Date: 26/02/2015 Page: 22 of 44

	HEADER 1					HEADER	2
Pin	Name	Use	Notes	Pin	Name	Use	Notes
50	NC	Not Connected	Not Connected	50	NC	Not Connected	Not Connected
51	NC	Not Connected	Not Connected	51	NC	Not Connected	Not Connected
52	NC	Not Connected	Not Connected	52	NC	Not Connected	Not Connected

Table 8-8 Pin Descriptions for Header H1 and H2



NODE	HEADER	CUBESAT KIT NAME	NOTES
+5V BUS	2.25-26	+5V	5V Regulated <b>Bus</b> Output
+3.3V BUS	2.27-28	VCC_SYS	3.3V Regulated <b>Bus</b> Output
BATT POS	2.33-34	SW0	Positive Terminal of Battery ( <b>not</b> Battery Bus)
			DO NOT CONNECT
PCM IN	2.35-36	SW1	(Switches →)
			Input to PCMs and PDMs
DUMMY LOAD	2.37-38	SW2	(Switches →)
N/C	2.39-40	SW3	(Switches N/C)
			Unused connection of launch switch closed state
BCR OUT	2.41-44	SW4	Output of BCRs
			(→ Switches)
BCR OUT	2.41-44	SW5	Output of BCRs
			(→ Switches)
BATTERY BUS	2.45-46	VBATT+	Battery Unregulated <b>Bus</b> Output

Table 8-9 Header pin name descriptions relating CubeSat Kit names to CS names

Date: 26/02/2015

Page: 23 of 44



### 8.8 Switch Options

The Clyde Space EPS has three connection points for switch attachments, as shown in Figure 8-7. There are a number of possible switch configurations for implementation. Each configuration must ensure the buses are isolated from the arrays and battery during launch. The batteries should also be isolated from the BCRs during launch in order to conform to CubeSat standard [RD-2].




Figure 8-7 Switch connection points

#### **Dummy Load**

The Dummy Load is available as an additional ground support protection system, providing a load for the BCRs when the pull pin is inserted using the normally open (NO) connection of the Pull Pin. By connecting this Dummy Load to the NO pin BCR damage can be circumvented. The wiring arrangement for the dummy load is indicated in Figure 8-8.

The load protects the battery charge regulator from damage when the USB or array power is attached and the batteries are not connected. This system is not operational during flight and is only included as a ground support protection.

The Clyde Space Dummy Load system has been a standard feature from revision D of the EPS onwards. If the Dummy Load is required for an earlier revision please contact Clyde Space for fitting instructions.

Options 1 and 2 below are two suggested methods of switch configuration, but are by no means exhaustive. If you wish to discuss other possible configurations please contact Clyde Space.

Date: 26/02/2015 Page: 24 of 44



#### Option 1




Figure 8-8 Switch Configuration Option 1

Option 1 accommodates the CubeSat Kit bus available switches offering two-stage isolation. The separation switch provides isolation of the power buses during the launch. The pull pin may be used for ground based isolation of the batteries, though it does not provide any isolation during launch.

**NOTE**: The second generation Clyde Space EPS has zero-current draw when the pull pin is removed – i.e. there will be no current drawn from the battery while on the launch vehicle.

When pull pin is inserted, the battery is isolated from the output of the BCRs. Under these conditions, if power is applied to the input of the arrays, or by connecting the USB, there is a possibility of damaging the system. In order to mitigate this risk a "Dummy Load" is fitted on the EPS.

#### Option 2




Figure 8-9 Switch Configuration Option 2

Option 2 is compatible with structures incorporating two separation switches, providing complete isolation in the launch configuration. The dummy load is not activated in this configuration.


Issue: D Date: 26/02/2015 Page: 25 of 44

Care should be taken to ensure that the switches used are rated to the appropriate current levels.

Please contact Clyde Space for information on implementing alternative switch or dummy load configurations.

### 8.9 Battery connection





When the battery is connected to the EPS, the battery will be fully isolated until implementing and connecting a switch configuration, as discussed in Section 8.8. Ensure that the battery is fully isolated during periods of extended storage.

When a battery board is connected to the CubeSat Kit header, there are live, unprotected battery pins accessible (H2.33-34). These pins should not be routed to any connections other than the switches and Clyde Space EPS, otherwise all protections will be bypassed and significant battery damage can be sustained.

#### 8.10 Buses

All power buses are accessible via the CubeSat Kit headers and are listed and described in Table 8-8. These are the only power connections that should be used by the platform since they follow all battery and bus over-current protections.

All I<sup>2</sup>C communications can are accessible via the CubeSat kit header. See Section 11.

Date: 26/02/2015 Page: 26 of 44



## 9. TECHNICAL DESCRIPTION

This section gives a complete overview of the operational modes of the EPS. It is assumed that a complete Clyde Space system (EPS, Batteries and Solar panels) is in operation for the following sections.

### 9.1 Charge Method

The BCR charging system has two modes of operation: Maximum Power Point Tracking (MPPT) mode and End of Charge (EoC) mode. These modes are governed by the state of charge of the battery.

#### **MPPT Mode**

If the battery voltage is below the preset EoC voltage the system is in MPPT mode. This is based on constant current charge method, operating at the maximum power point of the solar panel for maximum power transfer.

#### **EoC Mode**

Once the EoC voltage has been reached, the BCR changes to EoC mode, which is a constant voltage charging regime. The EoC voltage is held constant and a tapering current from the panels is supplied to top up the battery until at full capacity. In EoC mode the MPPT circuitry moves the solar array operation point away from the maximum power point of the array, drawing only the required power from the panels. The excess power is left on the arrays as heat, which is transferred to the structure via the array's thermal dissipation methods incorporated in the panels.

The operation of these two modes can be seen in Figure 9-1.




Figure 9-1 Tapered charging method

Issue: D Date: 26/02/2015 Page: 27 of 44

The application of constant current/constant voltage charge method on a spacecraft is described in more detail in [RD-6]. In this document there is on-orbit data showing the operation and how the current fluctuates with changing illumination conditions and orientation of the spacecraft with respect to the Sun.

## 9.2 BCR Power Stage Overview

As discussed in Section 8, the EPS has six separate, independent BCRs, each designed to interface to two parallel solar arrays configured to have a combined output of no greater than 12W (e.g. a body mounted panel and deployed panel with cells facing the opposite direction). Four 12W BCRs interface to the main body and deployed panels, with 6-8 triple junction cells in series. The two small 3W BCRs can interface to strings of 2 triple junction cells in series, normally on the Z axis faces.

Each design offers a highly reliable system that can deliver up to 90% of the power delivered from the solar array network at full load.

#### 12W BCR power stage

The 12W BCR is a BUCK converter, allowing the BCR to interface to strings of four to eight cells in series. This will deliver up to 90% output at full load. The design will operate with input voltages between 10V and 24V and a maximum output of 8.26V (7.4V nominal).

#### 3W BCR Power Stage Design

Each 3W BCR uses a high efficiency SEPIC converter, interfacing to solar arrays of two triple junction cells in series. This will deliver up to 80% output at full load. The BCR will operate with an input of between 3V and 6V and a maximum output of 8.26V (7.4V nominal).

#### 4.5W BCR Power Stage Design (only present on BCR6 of CS-XUEPS2-42A variant)

The 4.5W BCR uses a high efficiency SEPIC converter, interfacing to solar arrays of up to three triple junction cells in series. This will deliver up to 80% output at full load. The BCR will operate with an input of between 3V and 9.18V and a maximum output of 8.26V (7.4V nominal).

#### **9.3 MPPT**

Each of the BCRs can have two solar arrays connected at any given time; only one array can be illuminated by sunlight, although the other may receive illumination by albedo reflection from earth. The dominant array is in sunlight and this will operate the MPPT for that BCR string. The MPPT monitors the power supplied from the solar array. This data is used to calculate the maximum power point of the array. The system tracks this point by periodically adjusting the BCRs to maintain the maximum power derived from the arrays. This technique ensures that the solar arrays can deliver much greater usable power, increasing the overall system performance.

Issue: D Date: 26/02/2015 Page: 28 of 44




Figure 9-2 Solar Array Maximum Power Point

The monitoring of the MPP is done approximately every 2.5 seconds. During this tracking, the input of the array will step to o/c voltage, as shown in Figure 9.3.




Figure 9-3 Input waveform with Maximum Power Point Tracking

#### 9.4 5V and 3.3V PCM

The 5V and 3.3V regulators both use buck switching topology regulators as their main converter stage. The regulator incorporates intelligent feedback systems to ensure the voltage regulation is maintained to +/- 1% deviation. The efficiency of each unit at full load is approximately 96% for the 5V PCM and 95% for the 3.3V PCM. Full load on each of the regulators is a nominal output current of 4A. Each regulator operates at a frequency of 480 kHz.

Date: 26/02/2015 Page: 29 of 44



## 10. GENERAL PROTECTION

The EPS has a number of inbuilt protections and safety features designed to maintain safe operation of the EPS, battery and all subsystems supplied by the EPS buses.

#### 10.1 Over-Current Bus Protection

The EPS features bus protection systems to safeguard the battery, EPS and attached satellite sub-systems. This is achieved using current monitors and a shutdown network within the PDMs.

Over-current shutdowns are present on all buses for sub system protection. These are solid state switches that monitor the current and shutdown at predetermined load levels, see Table 10-1. The bus protection will then monitor the fault periodically and reset when the fault clears. The fault detection and clear is illustrated in the waveform in Figure 10-1.




Figure 10-1 Current protection system diagram

Bus	Period	Approximate Duration (ms)	
B 11 B	Shutdown period	650	
Battery Bus	Test period	60	
	Shutdown period	585	
5V Bus	Test period	30	
	Shutdown period	525	
3.3V Bus	Test period	30	

Table 10-1 Bus protection data

5B, Skypark 5, 45 Finnieston Street, Glasgow, G3 8JU

Issue: D Date: 26/02/2015 Page: 30 of 44

## 10.2 Battery Under-voltage Protection

In order to prevent the over-discharge of the battery the EPS has in-built under-voltage shutdown. This is controlled by a comparator circuit with hysteresis. In the event of the battery discharging to  $^{\circ}6.2V$  (slightly above the 6.1V that results in significant battery degradation) the EPS will shut down the supply buses. This will also result in the  $I^2C$  node shutting down. When a power source is applied to the EPS (e.g. an illuminated solar panel) the battery will begin charging immediately. The buses, however, will not reactivate until the battery voltage has risen to  $^{\sim}7V$ . This allows the battery to charge to a level capable of sustaining the power lines once a load is applied.

It is recommended that the battery state of charge is monitored and loading adjusted appropriately (turning off of non-critical systems) when the battery capacity is approaching the lower limit. This will prevent the hard shutdown provided by the EPS.

Once the under-voltage protection is activated there is a monitoring circuit used to monitor the voltage of the battery. This will draw approximately 2mA for the duration of shutdown. As the EPS is designed for LEO orbit the maximum expected period in under-voltage is estimated to be ~40mins. When ground testing this should be taken into consideration, and the battery should be recharged within 40mins of reaching under-voltage, otherwise permanent damage may be sustained.

Date: 26/02/2015 Page: 31 of 44



## 11. TELEMETRY AND TELECOMMAND

The telemetry system monitors certain stages of the power system and allows a small degree of control over the PDM stages. The telemetry system transfers data via an I<sup>2</sup>C bus. The telemetry system operates in slave mode and requires an I<sup>2</sup>C master to supply commands and the clock signal. Control systems within the EPS offer the user the ability to temporarily isolate the EPS buses from the on-board computer systems.




Figure 11-1 Telemetry functional diagram

#### 11.1 I<sup>2</sup>C Node

All communications to the Telemetry and Telecommand, TTC, node are made using an  $I^2C$  interface which is configured as a slave and only responds to direct commands from a master  $I^2C$  node - no unsolicited telemetry is transmitted. The 7-bit  $I^2C$  address of the TTC Node is factory set at 0x2B and the  $I^2C$  node will operate at up to 100kHz bus clock.

#### **Command Protocol**

Two message structures are available to the master; a write command and a read command. The write command is used to initiate an event and the read command returns the result. All commands start with the 7 bit slave address and are followed by two data bytes. When reading data responses both data bytes should be read together. A delay of at least 1.2ms should be inserted between sending a command and reading the telemetry response. This is required to allow the microcontroller to select the appropriate analogue channel, allow it to settle, and then sample the telemetry reading.

In a write command the first data byte will determine the command to be initiated and the second data byte will hold a parameter associated with that command. For commands which have no specific requirement for a parameter input the second data byte should be set to 0x00.

In a read command the first data byte represents the most significant byte of the result and the second data byte represents the least significant byte.

Before sending a command the master is required to set a start condition on the  $I^2C$  bus. Between each byte the receiving device is required to acknowledge receipt of the previous byte in accordance with the  $I^2C$  protocol. This will often be accommodated within the

Issue: D Date: 26/02/2015 Page: 32 of 44

driver hardware or software of the I<sup>2</sup>C master being used as the OBC however the user should ensure that this is the case.

The read and write command definitions are illustrated in Table 11-1.





Table 11-1 I<sup>2</sup>C Write and Read command packets

An example of using the read and write commands is provided below. In this example the OBC is requesting a telemetry reading of the solar array 2 input voltage.



If a read message which does not have a preceding write message is received by the telemetry node, the value 0xF000 is returned. All bit level communication to and from the board is done by sending the MSB first.

Issue: D Date: 26/02/2015 Page: 33 of 44

## 11.2 Command Summary

Table 11-1, below, provides a list of the commands for the EPS. The data that should accompany the commands is included in the table. Descriptions of the commands follow the table.

Command Type		Command Value Range	Description
Decimal	Name	Decimal	
0	ADC	0-31	Read ADC Channel
1	Status	N/A	Request Status Bytes
2	PDM Off	0-7	Turns off the selected PDM for a short time
4	Version	N/A	Request Firmware Version
128	Watchdog	N/A	Causes a soft reset of the micro

**Table 11-1 Command Summary** 

#### **Status**

The status bytes are designed to supply operational data about the I<sup>2</sup>C Node. To retrieve the two bytes that represent the status the command 0x01 should be sent. The meaning of each bit of the status byte is shown in Table 11-2.

#### PDM Off

There may be a time when the user wishes to turn of the PDM's for a short period. They may wish to do this to create a hard reset of a circuit. To carry this out the command 0x02 is sent followed by the data byte. The data byte has a range of 0 to 7. Bit 0 corresponds to the battery bus, bit 1 the 5V bus and bit 2 the 3.3V bus. Any combination of busses can be turned off, however is should be noted that if the user switches the 3.3V PDM off the  $I^2C$  node will be reset.

#### Version

The firmware version number can be accessed by the user using this command. Please contact Clyde Space to learn the version number on your board.

#### WatchDog

The Watchdog command allows the user to force a reset of the I<sup>2</sup>C node. If the user detects or suspects an error in the operation of the I<sup>2</sup>C node then this command should be issued. When issued the I<sup>2</sup>C node will reset and return to an initial state.



Issue: D Date: 26/02/2015 Page: 34 of 44

Byte	Bit	Description	If Low (0)	If High (1)	Note
	7	Brown Out Reset Occurred	Brown Out Reset Occurred	No Brown Out Reset Occurred	Bit cleared when read
	6	Power On Reset Occurred	Power On Reset Occurred	No Power On Reset Occurred	Bit cleared when read
	5	Watchdog Reset Occurred	No Watchdog Reset	Watchdog Reset Occurred	Bit cleared when read
	4	Oscillator bit	External Oscillator running	External Oscillator failure	-
MSB	3	Not Used	-	-	Reads as '0'
	2	ADC Result Not Ready	ADC Result Ready	ADC Result Not Ready	Bit cleared when read
	1	Unknown Command Value	Last Command Value OK	Last Command Value Out of Range	Bit cleared when read
	0	Unknown Command Type	Last command OK	Last Command Unknown	Bit cleared when read
	7-4	Not Used	-	-	Reads as '0'
	3	Received Message to Long	Received Messages Correct Length	Last Message incorrect Length	
LSB	2	I <sup>2</sup> C Overflow	No I <sup>2</sup> C Overflow	I <sup>2</sup> C Overflow Occurred	-
	1	I <sup>2</sup> C Write Collision	No I <sup>2</sup> C Write Collision	I2C Write Collision Occurred	-
	0	I <sup>2</sup> C Error	No I <sup>2</sup> C Errors	I2C Error Occurred	Bit cleared when read

**Table 11-2 Status Bytes** 

Issue: D Date: 26/02/2015 Page: 35 of 44

## 11.3 ADC Channels and Conversion Equations

Each of the analogue channels, when read, returns a number between 0-1023. To retrieve the value of the analogue signal this number, ADC, is to be entered into an equation. When the equation is used the value calculated is the value of the input analogue signal. Table 11-4 contains example equations of the conversions of each of the channels. To get more accurate equations a full calibration test should be carried out.

ADC Channel	Signal	Approx Conversion Equations	Units	Notes
0	Array 1 Voltage	-0.0216486 x ADC + 25.0947	V	
1	Array 1+ Current	-2.6685293 x ADC + 2115.99	mA	
2	Array 1+ Temperature	0.586510 x ADC – 273.15	°C	
3	Array 1- Current	-2.6685293 x ADC + 2115.99	mA	
4	Array 1- Temperature	0.586510 x ADC - 273.15	°C	
5	Array 2 Voltage	-0.0216486 x ADC + 25.0947	V	
6	Array 2+ Current	-2.6685293 x ADC + 2115.99	mA	
7	Array 2+ Temperature	0.586510 x ADC – 273.15	°C	
8	Array 2- Current	-2.6685293 x ADC + 2115.99	mA	
9	Array 2- Temperature	0.586510 x ADC – 273.15	°C	
10	Array 3 Voltage	-0.0216486 x ADC + 25.0947	V	
11	Array 3+ Current	-2.6685293 x ADC + 2115.99	mA	
12	Array 3+ Temperature	0.586510 x ADC – 273.15	°C	
13	Array 3- Current	-2.6685293 x ADC + 2115.99	mA	
14	Array 3- Temperature	0.586510 x ADC – 273.15	°C	
15	Array 4 Voltage	-0.0216486 x ADC + 25.0947	V	
16	Array 4+ Current	-2.6685293 x ADC + 2115.99	mA	
17	Array 4+ Temperature	0.586510 x ADC – 273.15	°C	
18	Array 4- Current	-2.6685293 x ADC + 2115.99	mA	
19	Array 4- Temperature	0.586510 x ADC – 273.15	$^{\circ}\! C$	
20	Array 5 Voltage	-0.0216486 x ADC + 25.0947	V	
21	Array 5+ Current	-2.6685293 x ADC + 2115.99	mA	
22	Array 5+ Temperature	0.586510 x ADC – 273.15	°C	
23	Array 5- Current	-2.6685293 x ADC + 2115.99	mA	
24	Array 5- Temperature	0.586510 x ADC – 273.15	°C	
25	Array 6 Voltage	-0.0216486 x ADC + 25.0947	V	CS-XUEPS2-42 only
26	Array 6+ Current	-2.6685293 x ADC + 2115.99	mA	CS-XUEPS2-42 only

USM-0002 User Manual: FleXible Electronic Power System:

CS-XUEPS2-41/-42



5B, Skypark 5, 45 Finnieston Street, Glasgow, G3 8JU Issue: D Date: 26/02/2015 Page: 36 of 44

27	Array 6+ Temperature	0.586510 x ADC – 273.15	°C	CS-XUEPS2-42 only
28	Array 6- Current	-2.6685293 x ADC + 2115.99	mA	CS-XUEPS2-42 only
29	Array 6- Temperature	0.586510 x ADC – 273.15	°C	CS-XUEPS2-42 only
30	3.3V Bus Current Sense	-6.2881776 x ADC + 4994.22	mA	
31	5V Bus Current Sense	-6.2881776 x ADC + 4994.22	mA	
32	Battery Bus Current Sense	-6.2881776 x ADC + 4994.22	mA	

**Table 11-3 ADC Channels** 

Issue: D Date: 26/02/2015 Page: 37 of 44



## **12. T**EST

All EPS are fully tested prior to shipping, and test reports are supplied. In order to verify the operation of the EPS please use the following outlined instructions.

Step by step intro of how to connect and verify operation:

In order to test the functionality of the EPS you will require:

- EPS
- Battery (or simulated battery)
- Breakout Connector (with connections as per Figure 12-1)
- Array Input (test panel, solar array simulator or power supply and limiting resistor)
- Oscilloscope
- Multimeter
- Electronic Load
- Aardvark I<sup>2</sup>C connector (or other means of communicating on the I<sup>2</sup>C bus)




Figure 12-1 Suggested Test Setup

The breakout connector should be wired with the switch configuration to be used under mission conditions.

#### 12.1 Power up/Down Procedure

The order of assembly should follow the order detailed below:

- Breakout connector assembled with switches set to launch vehicle configuration (as shown in Figure 12-1)
- Fit Breakout connector to EPS
- Connect battery to stack
- Connect electronic load (no load) to buses
- Remove Pull Pin
- Activate Separation Switch
- Connect array input

When powering down this process should be followed in reverse.

Issue: D Date: 26/02/2015 Page: 38 of 44

## 12.2 Solar Array Input

There are 3 options for the array input section:

- A solar array
- A solar array simulator
- A benchtop power supply with current limiting resistor

When using a solar array or solar array simulator the limits should not exceed those outlined in Table 12-1

	Voc (V)	Isc (mA)
BCR1	24.5	464
BCR2	24.5	464
BCR3	24.5	464
BCR4	24.5	464
BCR5	6.13	464
BCR6	6.13	464

Table 12-1 solar array limits

When using a power supply and resistor setup to simulate a solar panel the required setup is shown in Figure 12-2.




Figure 12-2 Solar Panel using power supply

Date: 26/02/2015 Page: 39 of 44



## 12.3 Battery Setup

The system should be tested with a battery in the system. This can be done using a Clyde Space Battery by stacking the boards, or by using a power supply and load to simulate the behavior of a battery. This setup is shown in Figure 12-3.




Figure 12-3 Simulated Battery Setup

## 12.4 Configuration and Testing

The following section outlines the procedure for performing basic functional testing

#### **PCM Testing**

In order to test the PCMs power must be applied to the PCM\_IN connection. In order to do this the "Pull Pin" should be removed, connection the battery, as shown in Figure 12-4.




Figure 12-4 Test set-up with Pull Pin Removed

In this configuration all buses will be activated and can be measured with a multimeter.

By increasing the load on each of the buses you will be able to see the current trip points' activation, as discussed in Section 10.1.

Date: 26/02/2015 Page: 40 of 44



#### **Undervoltage Protection**

When using a simulated battery it is possible to trigger the undervoltage protection. Using the same test setup as detailed above, with a simulated battery if the voltage is dropped to below  $^{\circ}6.2V$  the undervoltage will be activated. This can be observed by the power buses shutting down.



**Note:** This test takes the battery to 100% DoD and should always be followed by a charge cycle.

#### **BCR Testing**

In order to test the operation of the BCRs the separation switches should be moved to flight configuration, as shown in Figure 12-5, (with the pull pin still removed). Once this is done the array input can be connected.




Figure 12-5 Test set-up in Flight Configuration

To check the operation of the BCR/MPPT an oscilloscope probe should be placed at pin 1 of the active solar array connector (not at the power supply). The wave form should resemble Figure 12-6.




Figure 12-6 Waveform of Solar Array Input

Issue: D Date: 26/02/2015 Page: 41 of 44

#### **EoC Operation**

Using the test setup detailed in Figure 12-5 the EoC operation can be demonstrated. By raising the voltage of the simulated battery above ~8.26V the EoC mode will be activated. This can be observed using an ammeter coming from the Array input, which will decrease towards 0A (it will never actually reach 0A, closer to 10mA as the BCR low level electronics will still draw form the array).

#### **5V USB Charging**

Figure 12-7 shows the test setup for the 5V USB charging.




Figure 12-7 +5V USB charge setup

This setup should only be used for top up charge on the battery, not for mission simulation testing.

Issue: D Date: 26/02/2015 Page: 42 of 44

## 13. DEVELOPER AIT

AIT of the EPS with other CubeSat modules or subsystems is the responsibility of the CubeSat developer. Whilst Clyde Space outlines a generic process which could be applicable to your particular system in this section we are not able to offer more specific advice unless integration is between other Clyde Space products (or those of compatible products), see Table 14-1. AIT is at the risk of the developer and particular care must be taken that all subsystems are cross-compatible.

Throughout the AIT process it is recommended that comprehensive records of all actions be maintained tracking each subsystem specifically. Photo or video detailing of any procedure also helps to document this process. Comprehensive records are useful to both the developer and Clyde Space; in the event of any anomalies complete and rapid resolution will only be possible if good records are kept. The record should contain at least;

- Subsystem and activity
- Dates and times of activity (start, finish, key milestones)
- Operator(s) and QAs
- Calibration of any equipment
- Other subsystems involved
- Method followed
- Success condition or results
- Any anomalous behaviour

Before integration each module or element should undergo an acceptance or preintegration review to ensure that the developer is satisfied that the subsystem meets its specification through analysis, inspection, review, testing, or otherwise. Activities might include:

- Satisfactory inspection and functional test of the subsystem
- Review of all supporting documentation
- Review of all AIT procedural plans, identifying equipment and personnel needs and outlining clear pass/fail criteria
- Dry runs of the procedures in the plan

Obviously testing and analysis is not possible for all aspects of a subsystem specification, and Clyde Space is able to provide data on operations which have been performed on the system, as detailed in Table 13-1.



Issue: D Date: 26/02/2015 Page: 43 of 44

	Performed on	Availability
Functional	Module supplied	Provided with module
Calibration	Module supplied	Provided with module
Vacuum	Performed on module prototype	In manual
Thermal	Performed on module prototype	In manual
Simulation & modelling	Not performed	Not available

Table 13-1 Acceptance test data

Following this review, it is recommended the system undergoes further testing for verification against the developer's own requirements. Commonly requirement compliance is presented in a compliance matrix, as shown in Table 13-2.

ID	Requirement	Procedure	Result (X)	Success criteria	Compliance (pass / fail)
SYS-0030	The system mass shall be no more than 1 kg	TEST-01	0.957 kg	X < 1 kg	PASS
SYS-0040	The error LED remains off at initialisation	TEST-02	LED flashing	LED off	FAIL
SYS-0050					

**Table 13-2 Compliance matrix example** 

All procedural plans carried out on the EPS should conform to the test setups and procedures covered in Section 12.

During testing it is recommended that a buddy system is employed where one individual acts as the quality assurance manager and one or more perform the actions, working from a documented and reviewed test procedure. The operator(s) should clearly announce each action and wait for confirmation from their QA. This simple practice provides a useful first check and helps to eliminate common errors or mistakes which could catastrophically damage the subsystem.

Verification is project dependant, but should typically start with lower-level subsystem-specific requirements which can be verified before subsystems are integrated; in particular attention should be paid to the subsystem interfaces to ensure cross-compatibility. Verification should work upwards towards confirming top-level requirements as the system integration continues. This could be achieved by selecting a base subsystem (such as the EPS, OBC or payload) and progressively integrating modules into a stack before structural integration. Dependent upon the specific systems and qualification requirements further system-level tests can be undertaken.

When a subsystem or system is not being operated upon it should be stowed in a suitable container, as per Section 5.

Issue: D Date: 26/02/2015 Page: 44 of 44

## 14. COMPATIBLE SYSTEMS

	Compatibility	Notes
	CubeSat Kit Bus	CubeSat Kit definition pin compatible
Stacking Connector	Non-standard Wire Connector	User defined
Connector	Other Connectors	Please contact Clyde Space
	Clyde Space Battery Systems	10W/hr – 30 W/hr Lithium Ion Polymer
	CS-SBAT2-10/-20/-30	
	CS-RBAT2-10	
	Lithium Polymer 8.2v	(2s1p) to (2s3p) <sup>(1)</sup>
Batteries		More strings can be connected in parallel to increase capacity if required
	Lithium Ion 8.2v	(2s1p) to (2s3p) (1)
		More strings can be connected in parallel to increase capacity if required
	Other Batteries	Please contact Clyde Space
	Clyde Space 3W solar array	Connects to BCRs 4&5 via SA4&5
	Clyde Space 12W solar array	Connects to BCR 1-4 via SA1-4
Solar Arrays	3W triple junction cell arrays	2 in series connection
Joidi Arrays	12W triple junction cell arrays	4-8 in series connection
	Other array technologies	Any that conform to the input ratings for Voltage and Current <sup>(2)</sup>
	Pumpkin	CubeSat 3U structure (with deployable)
Structure	ISIS	CubeSat 3U compatible (with deployable)
	Other structures	Please contact Clyde Space

#### **Table 14-1 Compatibilities**

- (1) Refers to series and parallel connections of the battery cells within the battery system. e.g. 2s1p indicates a single string of two cells in series.
- (2) Will require some alteration to MPPT. Please contact Clyde Space.