

EL240.128.45 ICEBrite™ EL Small Graphics Display

USER'S MANUAL

www.planar.com

Revision Control

| Date | Description |
|-------------|------------------------------|
| August 2000 | Document number OM320-00 |
| June 2004 | Document number 020-0345-00A |

Contents

| EL240.128.45 Display | 3 |
|---|----|
| Features | 3 |
| Installation and Handling | 3 |
| Mounting EL Displays | 4 |
| Cable Length | 4 |
| Cleaning | 4 |
| Avoiding Burn-In | 4 |
| Specifications | 5 |
| Power | 5 |
| Connector | 7 |
| Interface Information Video Input Signals | |
| Dimming | 11 |
| Self-Test Mode | 11 |
| Power-up Sequence | 11 |
| Optical | 12 |
| Command Description Required register settings and configuration items | |
| Environmental | 13 |
| Reliability | 13 |
| Safety and EMI Performance | 13 |
| Mechanical Characteristics | 14 |
| Component Envelope | 14 |
| Description of Warranty | 16 |
| Ordering Information | 16 |
| Support and Service | 16 |

Figures

| Figure 1. Power Curve Diagram | 6 |
|---|----|
| Figure 2. Data/Power Connector - J1 | 7 |
| Figure 3. 8080 Video Input Timing Diagram | 9 |
| Figure 4. 6800 Video Input Timing Diagram | 10 |
| Figure 5. Display Dimensions | 15 |
| Figure 5. Display Dimensions | 15 |

Tables

| Table 1. DC Input Voltage Requirements. | 5 |
|--|----|
| Table 2. Video Input Requirements. | 6 |
| Table 3. Connector Pinouts - J1 | 7 |
| Table 4. Pin Settings | 8 |
| Table 5. 8080 Video Input Timing Description | 9 |
| Table 6. 6800 Video Input Timing Description | 10 |
| Table 7. Luminance Control | 11 |
| Table 8. Optical Characteristics | 12 |
| Table 9. Environmental Characteristics | 13 |
| Table 10. Mechanical Characteristics | 14 |

EL240.128.45 Display

The EL240.128.45 thin film electroluminescent (EL) small graphics display utilizes Planar's proprietary Integral Contrast Enhancement (ICE[™]) technology to achieve unparalleled image quality without the use of expensive filters. This small graphics display excels in a wide range of ambient lighting environments while effectively eliminating the blooming common to other high-bright displays.

The display consists of an EL glass panel and control electronics connected using elastomeric interconnects into a space-saving, rugged package for easy mounting and includes a DC/DC converter. The EL240.128.45 is easily interfaced using a built-in EPSON SED1335F standard LCD controller. Each of the pixels has an aspect ratio of 1:1 (V:H) and is individually addressable to clearly display high information content graphics and text.

Features and Benefits

- Excellent visual performance: High brightness and contrast Wide viewing angle > 160° No compensation needed
- Rapid display response < 1 ms
- Space efficient mechanical package
- Low EMI emissions
- Extremely rugged and durable
- Low power (3 W)
- Reliable, long operating life with >100,000 MTBF
- Built-in EPSON SED1335F standard LCD controller

Installation and Handling

Do not drop, bend, or flex the display. Do not allow objects to strike the surface of the display.

CAUTION: The display uses CMOS and power MOS-FET devices. These components are electrostatic sensitive. Unpack, assemble, and examine this assembly in a static-controlled area only. When shipping, use packing materials designed for protection of electrostatic-sensitive components.

CAUTION: To prevent injury in the event of glass breakage, the use of an impact resistant shield or a protective overlay should be used on the viewer side of the display.

Mounting EL Displays

Properly mounted, EL displays can withstand high shock loads as well as severe vibration found in demanding applications. However the glass panel used in an EL display will break if subjected to bending stresses, high impact, or excessive loads.

Stresses are often introduced when a display is mounted into a product. Ideally, the mounting tabs of the display should be the only point of contact with the system. Use a spacer or boss for support; failure to do so will bend the display and cause the glass to break. The instrument enclosure or frame should not flex or distort in such a way that during use the bending loads might be transferred to the display. Mounting surfaces should be flat to within ±0.6 mm (±.025"). Use all the mounting holes provided. Failure to do so will impair the shock and vibration resistance of the final installation.

The EL240.128.45 is a tab mounted display. Use appropriate length standoffs to assure that screws through the mounting tabs do not introduce bending stresses into the display. Do not deflect the ECB out of its normal plane. The EL240.128.45 mounting tabs were designed for a 3 mm screw.

WARNING: These products generate voltages capable of causing personal injury (high voltage up to $230 V_{ac}$). Do not touch the display electronics during operation.

Cable Length

A maximum cable length of 600 mm (24 in.) is recommended. Longer cables may cause data transfer problems between the data transmitted and the display input connector. Excessive cable lengths can pick up unwanted EMI.

Cleaning

As with any glass or coated surface, care should be taken to minimize scratching. Clean the display glass with mild, water-based detergents only. Apply the cleaner sparingly to a soft cloth, then wipe the display. Disposable cleaning cloths are recommended to minimize the risk of inadvertently scratching the display with particles embedded in a re-used cloth. Particular care should be taken when cleaning displays with anti-glare and anti-reflective films.

Avoiding Burn-In

As with other light emitting displays, displaying fixed patterns on the screen can cause burn-in, where luminance variations can be noticed. Use a screen saver or image inversion to avoid causing burn-in on the display.

Specifications

The EL panel is a matrix structure with column and row electrodes arranged in an X-Y formation. Light is emitted when an AC voltage of sufficient amplitude is applied at a row-column intersection. The display operation is based on the symmetric, line-at-a-time data addressing scheme.

Power

The supply voltages are shown in Table 1. All internal high voltages are generated from the display supply voltage (V_H). The logic supply voltage (V_L) should be present whenever video input signals are applied. The minimum and maximum specifications in this manual should be met, without exception, to ensure the long-term reliability of the display. Performance characteristics are guaranteed when measured at 25 °C with rated input voltage unless otherwise specifications. Planar does not recommend operation of the display outside these specifications.

| Description | Name | Min | Typ* (W) | Max | Absolute Max | Units |
|---------------------------------------|--------------------|------|-------------|------|-----------------|-------|
| Input voltage (nom=12.0V) | V _H | 8 | | 18.0 | | Vdc |
| Input voltage absolute max. | V _H max | | | | 19.0 | Vdc |
| Input current (V _H =12.0V) | Ι _Η | | | 0.95 | | Adc |
| Logic voltage (nom=5.0V) | VL | 4.75 | | 5.25 | | Vdc |
| Logic voltage absolute max. | V _L max | -0.5 | | | 6.0 | Vdc |
| Logic current | ١L | | | 90 | | mAdo |
| Power consumption @120 Hz | | | 3.1 | 5.5 | | W |
| Power consumption @240 Hz | | | 5.8 | 10.9 | | W |

Table 1. DC Input Voltage Requirements.

*15% of pixels on per row

CAUTION: Absolute maximum ratings are those values beyond which damage to the device may occur.

Figure 1. Power Curve Diagram




Table 2. Video Input Requirements.

| Description | Symbol | Min | Max | Units |
|--|-----------------|----------------------|----------------------|-------|
| Absolute Input Voltage Range | VI max | -0.3 | V _L +0.3 | V |
| Low-level input voltage | V _{IL} | 0 | 0.2 x V _L | V |
| Hlgh-level input voltage (except SEL1) | V _{IH} | 0.5 x V _L | VL | V |
| HIgh-level input voltage SEL1, /RES | | 0.8 x V _L | VL | |
| Logic input current* | ΙL | _ | ±10 (-2000) | μΑ |

* Signals /WR, /CS, SEL1, /RD, SELFTEST, /RES have pullup resistors (4.7k)

Connector

Video signals and DC power are supplied to the display through a single 24pin, dual-row, 2 mm pitch square pin, right-angle, locking connector: Samtec part number EHT-112-01-S-D-RA, or an equivalent connector matching the pinouts in Table 3. The mating connector is the Samtec TCSD family of cable strips. Consult your Samtec representative (1-800-SAMTEC9) for cable and connector options.




Figure 2. Data/Power Connector – J1.

| Pin | Signal | Description | Pin | Signal | Description |
|-----|-----------------------|------------------|-----|------------------------|-------------------|
| 1 | V _H | Display voltage | 2 | V _H (+12 V) | |
| 3 | GND | Ground | 4 | GND | Ground |
| 5 | V _L (+5 V) | Logic voltage | 6 | RES | Reset |
| 7 | /WR | Write | 8 | /RD | Read |
| 9 | /CS | Chip Select | 10 | A0 | Address |
| 11 | SELFTEST | | 12 | GND | Ground |
| 13 | D0 | input/output | 14 | D1 | input/output |
| 15 | D2 | input/output | 16 | D3 | input/output |
| 17 | D4 | input/output | 18 | D5 | input/output |
| 19 | D6 | input/output | 20 | D7 | input/output |
| 21 | SEL1 | Select Interface | 22 | READY | Display ready |
| 23 | GND | Ground | 24 | LUMA | Luminance control |

Table 3. Connector Pinouts J1.


Interface Information

This Small Graphics Display (SGD) incorporates an interface that is compatible with the 8-bit microprocessor interfaces found in comparable LCD displays with built-in controllers. The display incorporates a built-in EPSON SED1335F standard LCD controller.

| Signal | | - | cription | | | | |
|-----------------------|--|------------------------------------|------------------------------------|---------------------------------|------------------------------------|--------------------------|--|
| Signal | | | scription | | | | |
| D0 to D7 | Pins 13 bus. | -20: Tris | tate inpl | ut/outpu | t pins. Co | onnect to | an 8- or 16-bit microprocessor |
| SEL1 | | | | | | | -family processors and 6800-family |
| | • | | •• | d. SEL1 s | | | ectly to V∟or GND to prevent noise. |
| | SEL1 | Interfa | | A0 | /RD | /WR | <u>/CS</u> |
| | 0 | 8080 fa | • | A0 | /RD | /WR | /CS |
| | 1 | 6800 fa | amily | A0 | E | R//W | /CS |
| /RD or E | | | | | - | | e active-LOW read strobe. |
| | | | | | | s the activ lock goes | /e-HIGH enable clock. Data is read 5 HIGH. |
| /WR or | Pin 7: V | Vith the | 8080 inte | erface, tł | nis signal | acts as th | e active-LOW write strobe. The |
| R//W | | | | - | - | his signa | |
| | | | | | | | l/write control signal. Data is read to the display if it is LOW. |
| /RES | Pin 6: V | Vhen lov | w resets S | SED 1335 | 5, must b | e high or | unconnected in normal operation |
| READY | Pin 22: | OUTPU | T When o | data for l | Row 128 | is written | to display drivers this signal goes |
| | - | | - | - | • | | data to SED 1335 memory so that |
| | | | | | | | s signal goes low at latest 3.5 μs |
| | | | - | Row 1 d | ata begir | ns. Signal | READY output is CMOS with 100 |
| | | ries resi | | | | [.] | |
| /CS | | | | | | | he SED1335F. It is usually vice that maps the |
| | | | | | | | the controlling microprocessor. |
| A0 | | | | | | - | r R//W and E signals, control the |
| | | | | | shown be | | |
| | 8080 F | amily In | terface | | | | |
| | A0 | /RD | /WR | Funct | ion | | |
| | 0 | 0 | 1 | Status | flag read | k | |
| | 1 | 0 | 1 | | - | | address read |
| | 0 | 1 | 0 | Displa | , y data an | nd parame | eter write |
| | 1 | 1 | 0 | Comm | hand writ | e | |
| | 6800 F | amily In | terface | | | | |
| | <u>A0</u> | /RD | /WR | Funct | <u>ion</u> | | |
| | 0 | 1 | 1 | | flag reac | | |
| | 1 | 1 | 1 | • | • | | address read |
| | 0 | 0 | 0 | • | v data an | | |
| | 1 | | | | | nd parame | eter write |
| | 1 | 0 | 1 | | and writ | e | |
| SELF-TEST | Pin 11: | This pin | should b | oe conne | and writ | e GND for n | eter write ormal display operation. When |
| SELF-TEST VL (+5V) | Pin 11: high, d | This pin isplay op | should b | pe conne n SELFTE | and writ | e GND for n | |
| | Pin 11: high, d Pin 5: ⊦ | This pin isplay op -5V logic | should b berates in supply v | oe conne n SELFTE voltage | hand writ ected to (ST mode | GND for n | |

Table 4. Pin Settings.

GND Pins 3, 4, 12, and 23: Signal return for logic and power supplies



Video Input Signals

Figure 3. 8080 Video Input Timing Diagram.

| Signal | Symbol | Parameter | | | | Condition |
|-------------|-------------------|---------------------------|-----|-----|------|-----------|
| | | | min | max | unit | |
| A0, CS | t _{AH8} | Address hold time | 10 | - | ns | |
| | t _{AW8} | Address setup time | 0 | - | ns | - |
| WR, RD | t _{CYC} | System cycle time 550 - | | - | ns | |
| | t _{cc} | Strobe pulsewidth | 120 | - | ns | CL=100pF |
| | t _{DS8} | Data setup time | 120 | - | ns | |
| D0 to D7 | t _{DH8} | Data hold time | 5 | - | ns | |
| | t _{ACC8} | RD access time | - | 50 | ns | |
| | t _{OH8} | Output disable time | 10 | 50 | ns | |
| All signals | Tr, Tf | Input rise and fall times | | 30 | ns | |

Table 5. 8080 Video Input Timing Description.




Figure 4. 6800 Video Input Timing Diagram.

| Signal | Symbol | Parameter | | | | Condition | |
|-------------|-------------------|----------------------------|-----|-----|------|-----------|--|
| | | | min | max | Unit | | |
| A0, /CS, | t _{CYC6} | System cycle time 550 - ns | | | | | |
| R//W | t _{AW6} | Address setup time | 0 | | | _ | |
| | t _{AH6} | Address hold time 0 - | | - | ns | | |
| | t _{DS6} | Data setup time | 100 | - | ns | CL=100pF | |
| D0 to D7 | t _{DH6} | Data hold time 0 - ns | | ns | | | |
| | t _{OH6} | Output disable time 10 50 | | 50 | ns | | |
| | t _{ACC6} | Access time | - | 85 | ns | | |
| E | t _{EW} | Enable pulsewidth | 120 | | | | |
| All signals | Tr, Tf | Input rise and fall times | | 30 | ns | | |

Table 6. 6800 Video Input Timing Description.

Dimming

The dimming control circuitry on the display allows the user to adjust the luminance from 5% to 95% of the maximum brightness.

To control the display luminance, connect a 50 k (ohm) variable resistor between ground and the dimming pin (LUMA). The full resistance of 50 k (ohm) will result in 95% of the maximum luminance. Reducing the resistance will reduce the luminance, with resistance of 0 k (ohm) yielding roughly 5% of the maximum luminance.

Alternatively an external voltage or current-mode D/A converter may be used to dim the display by sinking a maximum of 250 μ A for maximum dimming from LUMA to ground. When left open, the luminance will remain at the maximum level.

Table 7. Luminance Control.

| Maximum (No resistor connected): 10 | 0% (Default) |
|--|---------------------------------------|
| Maximum (50 k Ω resistor connected) | : 95 % |
| Minimum (0 Ω resistor connected): | 5% maximum |
| Open Circuit voltage 4 V nominal | |
| Sink Current 250 μ A max, Vin = 0V | |
| Luminance values are measured as a p the external resistor disconnected.) | percentage of full On Luminance (with |
| | |

Self-Test Mode

The display incorporates a self-test mode composed of a 1 x 1 checkerboard and full-on pattern displayed at 240 Hz. Upon power up, the 1 x 1 pattern is displayed for several seconds, then the full-on pattern is displayed continuously. The self-test mode is entered by leaving the SELFTEST pin pulled high. For normal operation the SELFTEST pin must be pulled to a logic low. If the SELFTEST pin is pulled high during normal operation, the display will enter the self-test mode with the all-pixels-on pattern.

Power-up Sequence

No special power-up or video sequencing is required.

Optical

Table 8. Optical Characteristics.

| Luminance | | | |
|----------------------|---|--|--|
| Lon (areal), typ | 65 cd/m² | @ 120 Hz | |
| | 130 cd/m² | @ 240 Hz | |
| Lon (areal), min | 45 cd/m² | @ 120 Hz | |
| | 90 cd/m² | @ 240 Hz | |
| Loff (areal), max | 0.30 cd/m ² | @ 240 Hz | |
| Non-uniformity | | | |
| All pixels fully lit | 25% | Maximum difference between any | |
| . , | | 2 of 5 points, using the formula: | |
| | | LNU%=[1- (min_lum/max_lum)] x 100% | |
| Luminance Variatio | on (Temperature |) | |
| Maximum | ±20% | From 25 °C to operating temp. extremes; all pixels on. | |
| Luminance Variatio | on (Time) | | |
| Maximum | <20% | 10,000 hours at 25°C ambient; all pixels on. | |
| Viewing Angle | | | |
| Minimum | >160° | | |
| Contrast Ratio | | | |
| 500 lux | 55:1 @ 120 Hz | z frame rate; 97:1 @ 240 Hz frame rate | |
| | 7.1:1 @ 120 Hz frame rate; 13:1 @ 240 Hz frame rate | | |

Command Description

The EL240.128.45 display is driven by the EPSON SED1335F controller. For details on using this controller, refer to the Command Description section of the SED 1335 technical manual titled *SED1330F/1335F/1336F LCD Controller ICs Technical Manual*. This document is on the EPSON website at *www.epson-electronics.de*

Required register settings and configuration items

- The module uses one 32kx8 SRAM for all CG and display memory.
- W/S, bit 3 of the P1 byte of the SYSTEM SET instruction, is set to 0 for a single drive panel.
- DR, bit 7 of the P1 byte of the SYSTEM SET instruction, is set to 0 to turn off the additional output cycle of the shift clock
- The recommended SYSTEM.SET parameter values are (P1 through P8) in hex, for a frame rate of 240 Hz: 32, 07, 07, 1D, 23, 7F, 1E, and 00.
- P5 must not be less than 23 to guarantee that minimum line period requirement of the display is achieved (32.5us)
- The READY flag is high during extra line times, so P6 should be over 7F if the READY flag is used. After the falling edge of the READY flag there is min. 3.5 µs time to end the display memory write cycle.
- Oscillator frequency to EPSON SED1335F is 10 MHz

Environmental

| Temperature | | | |
|-------------------------|---|--|--|
| Operating | -20 °C to +70 °C | | |
| Operating survival | -40 °C to +85 °C | | |
| Non-operating | -50 °C to +105 °C | After 12 hours at -50°C, display must be at -40°C for 1 hour prior to power on. | |
| Humidity | | | |
| Operating | to 93% RH max @ 40°C, per IEC 68-2-3 (Non-condensing) | | |
| Non-operating | to 95% RH max @ 25-55°C, per IEC 68-2-30 (Condensing) | | |
| Altitude | | | |
| Operating/non-operating | 0 to 18,000 m per IEC 68-2-13 | | |
| Vibration | | | |
| Operating/non-operating | 0.02g ² /Hz, 5-500 Hz, 30 minutes on each axis, per IEC 68-2-36, Random | | |
| Mechanical Shock | | | |
| Operating/non-operating | 100 g, 6 ms duration (half sine wave), three shocks per surface (6), tested per IEC 68-2-27, Test Ea | | |
| Thermal Shock | | | |
| | | room temperature for ~3 min., then 85°C epeated five times. | |
| Displays are nor | -operating during th | e tests performed per IEC 68-2-14. Test Na | |

Table 9. Environmental Characteristics.

Reliability

The display MTBF is demonstrated to be greater than 100,000 hours at maximum frame rate with a 90% confidence level at 25°C.

Safety and EMI Performance

The display will not inhibit the end product from complying with FCC Part 15 Subpart J, Class B and EN55022 Class B when housed in a suitable enclosure.

The display will be a recognized component under UL1950 by Underwriters Laboratories. The display will not inhibit the end product from complying with CSA C22.2 No. 950 and EN60950.

Mechanical Characteristics


| width | 128.0 (5.04) nominal |
|------------|--|
| | ~140.0 mm w/ mounting ears |
| height | 77.0 (3.03) nominal |
| depth | 14.8 (0.59) nominal |
| 115g | (4.1 oz) nominal |
| 71.3% | |
| | |
| width | 107.9 (4.25) nominal |
| height | 57.5 (2.26) nominal |
| diagonal | 122.3 (4.8) nominal |
| | |
| width | 0.26 (0.01) |
| height | 0.26 (0.01) |
| | |
| horizontal | 0.45 (0.018) nominal |
| vertical | 0.45 (0.018) nominal |
| | height depth 115g 71.3% width height diagonal width height horizontal |

Table 10. Environmental Characteristics.

Component Envelope

The component envelope shown in Figure 4 illustrates the distance components extend behind the display. Tall components do not necessarily fill this area. Planar reserves the right to relocate components within the constraints of the component envelope without prior customer notification. For this reason, Planar advises users to design enclosure components to be outside the component envelope.

An air gap of at least 5 mm is recommended to dissipate heat from display components. Device designers will need to consider their specific system requirements to determine the necessary spacing.



FRONT VIEW

Dimensions in are millimeters. Tolerances unless specified: .x ±0.50 .xx ±0.25

Figure 5. Display Dimensions.

Note: This is not a controlled version of the mechanical drawing. Prior to beginning your design, please contact Planar Applications Engineering for the current detailed drawing.

Description of Warranty

Seller warrants that the Goods will conform to published specifications and be free from defects in material for 12 months from delivery. To the extent that Goods incorporate third-party-owned software, Seller shall pass on Seller's licensor's warranty to Buyer subject to the terms and conditions of Seller's license.

Warranty repairs shall be warranted for the remainder of the original warranty period. Buyer shall report defect claims in writing to Seller immediately upon discovery, and in any event, within the warranty period. Buyer must return Goods to Seller within 30 days of Seller's receipt of a warranty claim notice and only after receiving Seller's Return Goods Authorization. Seller shall, at its sole option, repair or replace the Goods.

If Goods were repaired, altered or modified by persons other than Seller, this warranty is void. Conditions resulting from normal wear and tear and Buyer's failure to properly store, install, operate, handle or maintain the Goods are not within this warranty. Repair or replacement of Goods is Seller's sole obligation and Buyer's exclusive remedy for all claims of defects. If that remedy is adjudicated insufficient, Seller shall refund Buyer's paid price for the Goods and have no other liability to Buyer.

All warranty repairs must be performed at Seller's authorized service center using parts approved by Seller. Buyer shall pay costs of sending Goods to Seller on a warranty claim and Seller shall pay costs of returning Goods to Buyer. The turnaround time on repairs will usually be 30 working days or less. Seller accepts no added liability for additional days for repair or replacement.

If Seller offers technical support relating to the Goods, such support shall neither modify the warranty nor create an obligation of Seller. Buyer is not relying on Seller's skill or judgment to select Goods for Buyer's purposes. Seller's software, if included with Goods, is sold as is, and this warranty is inapplicable to such software.

SELLER DISCLAIMS ALL OTHER WARRANTIES, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO, IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE.

Ordering Information

| Product | Part Number | Features |
|--------------|-------------|------------------|
| EL240.128.45 | 996-0301-01 | Standard version |

Design and specifications are subject to change without notice.

Planar Systems continues to provide optional, and in many cases custom, features to address the specific customer requirements. Consult Planar Sales for pricing, lead time and minimum quantity requirements.

Support and Service

Planar is a U.S. company based in Beaverton, Oregon and Espoo, Finland, with a world-wide sales distribution network. Full application engineering support and service are available to make the integration of Planar displays as simple and quick as possible for our customers.

RMA Procedure: For a *Returned Material Authorization* number, please contact Planar Systems, Inc. with the model number(s) and serial number(s). When returning goods for repair, please include a brief description of the problem, and mark the outside of the shipping container with the RMA number.

Planar Systems, Inc.

Customer Service 24x7 Online Technical Support: http://www.planar.com/support

Americas Support

1195 NW Compton Drive Beaverton, OR 97006-1992 **Tel:** 1-866-PLANAR1 (866) 752-6271 **Hours:** M-F, 5am - 5pm Pacific Time

Europe and Asia-Pacific Support

Olarinluoma 9 P.O. Box 46 FIN-02201 Espoo, Finland **Tel:** +358-9-420-01 **Hours:** M-F, 7:00am - 4pm CET

© 2004 **Planar Systems, Inc. 06/04** Planar is a registered trademark of Planar Systems, Inc. ICE, ICEBrite, and ICEPlus are trademarks of Planar Systems, Inc. Other brands and names are the property of their respective owners. Technical information in this document is subject to change without notice.

020-0345-00A