Spectre Tutorial

- Spectre will be used for transistor level simulation
- To use the SUNs, remote login into either hoth0, hoth1, or hoth2 and do "swsetup cadence-ncsu".
- To use the LINUX boxes
 - Login into PC Linux cluster: ssh talus.ece.msstate.edu
 - Type 'swsetup sungrid', then 'qlogin', will start an interactive job on the processor with the lowest load.
 - To place on path,do: 'swsetup cadence-ncsu-new'
- Use online help or PDF docs at ~reese/cadence_docs
- Documentation
 - Spectre User Manual most helpful for first time users
 - Spectre Reference Manual details on all available statements
 - Verilog-A Reference Manual details on Verilog-A language
 - Spectre HDL details Spectre HDL, a proprietary HDL. Has been largely replaced by standard languages such as Verilog-A. However, Analog library model detailed in Verilog-A reference manual is written in Spectre HDL

More Docs

- Appendix D of Verilog-A reference gives a pre-defined library of Analog Component library
- Source code for these models are at: /opt/ecad/cadence/v5.0/ic_50/tools/dfII/samples/artist/ahdlLib/

For model details, look at source code for a model under: *model_name/ahdl/ahdl.def* (e.g., delta_probe/ahdl/ahdl.def)

Note: These models are written in Spectre HDL.

Spectre

- Spectre accepts either SPICE or Spectre syntax
 - Spectre syntax less restrictive than SPICE (I.e., in Spectre syntax, element names do not have to start with a particular letter)
 - In my files, will mix SPICE and Spectre syntax freely just because I am used to SPICE
- The 'awd' program is used to view waveforms
 - A powerful waveform viewer, but can take many button clicks to produce a value from a waveform. It is better to use HDL models for signal measurement purposes.
- Verilog-A is an extension of Verilog that supports analog concepts such as Voltage, Current
 - Verilog-A can be called like sub-circuits from Spectre files
 - I will use Verilog-A for things like measurements because it is easier, faster than popping up a waveform viewer. Will use waveform viewer for debugging.
 - Predefined models in Affirma Analog Library are written in SpectreHDL



Measure average power through DUT

Measure TPLH, TPHL of DUT.

Grab zip archive 'spectre_example.zip' from WWW page

Spectre Example Files

- BSIM3V3 Model files from http://mosis.com
 - ami06.m for AMI 0.6u process
 - tsmc025.m for TSMC 0.25 process
 - tsmc018.m for TSMC 0.18 process
 - Transistor model names are 'N', 'P'.
- Parameters lmin, wmin have been added to files:
 - Lmin minimum channel length
 - Wmin minimum gate width
 - Specify L,W parameters for transistors in terms of these parameters and your designs can be tested with different processes.

Spectre Example Files (cont)

- 'def.m' defines 'N_def', 'P_def' models which calculate default values for AS, AD, PS, PD based upon L, W parameters
 - Handy if just testing pre-layout designs (extracted transistors will always have these values).
 - Default values for AS,AD, PS, PD in BSIM3V3 model is zero this is bad – always use non-zero geometry values.

```
subckt N_def (d g s b)
parameters L=lmin W=wmin
M0 (d g s b) N w=W l=L as=(W*wmin) ad=(W*wmin) \
ps=(2*W+2*wmin) pd=(2*W+2*wmin) region=sat
ends N_def
subckt P_def (d g s b)
parameters L=lmin W=wmin
M0 (d g s b) P w=W l=L as=(W*wmin) ad=(W*wmin) \
ps=(2*W+2*wmin) pd=(2*W+2*wmin) region=sat
ends P_def
```

pmeas.va, delta_probe.def

• *pmeas.va* is a Verilog-A model that implements a power supply that reports average power usage

Included by *power_dly.sp* which is the top level Spice file

- *delta_probe.def* is a Spectre HDL model that implements a probe for measuring delay between two events
 - Included by *power_dly.sp* which is the top level Spice file
 - Provided in the sample Analog HDL model library in the Cadence distribution
 - A very flexible model, look at the source code for more documentation or Appendix D in the Verilog-A language reference guide. Very similar in capability to the HSPICE '.measure' statement if you are used to that.



Parameter Definitions

```
parameters vdd_core=3.3 vss_core=0.0
parameters tr=.1n tf=.1n
parameters cload=15f
parameters pdelta=0.05n
parameters clkper=4n
parameters pwrstop=10*clkper
```

Should use parameter definitions for constant values – makes it easier to experiment with different values.

Subcircuit Definitions



Passing in nodes for Vdd, Gnd so that power supplies can be kept separate for power tracking.



Instantiate *driver*, *dut*, and *load* cells. Note that *dut* has a separate power supply (defined later in file).

Power, Delay Measurement

ahdl_include "pmeas.va"

Verilog-A model for power supply model

Pmtr (vdd_dut) pmeas vsrc=vdd_core deltatime=pdelta period=clkper

Instantiate power supply, will report avg pwr used.

// delay measurement

ahdl_include "delta_probe.def" dut_tplh (a_out 0 nand2_out 0) delta_probe start_val=0.7*vdd_core \ start_mode=fall stop_val=0.3*vdd_core stop_mode=rise dut_tphl (a_out 0 nand2_out 0) delta_probe start_val=0.3*vdd_core \ start_mode=rise stop_val=0.7*vdd_core stop_mode=fall

'delta_probe' model used to measure delay between two events. Instantiate two probes to measure tplh, tphl of DUT (input 'a_out' to output 'nand2_out').

Transient Analysis





Toggle frequency of DUT so can compute equivalent capacitance value.

pmeas.va (cont.)



Running Spectre

- % swsetup ncsu-cadence
- % spectre power_dly.sp

When running Spectre, will get several warnings about switching between Spice input mode and Spectre input mode – this is ok.

Will also get a warning about 'Only one connection found to node 0'. Node '0' is the default node name for ground – we use the 'gnd' power supply for this, so this warning can be ignored.

Spectre Output

Not all Spectre output is shown, only part of it.



Waveform Display

- Output data is placed in *power_dly.raw*/ directory.
- The waveform display tool is called 'awd'.
- To start waveform viewer, do:
- % awd -dataDir power_dly.raw
- This will open several windows. Chapter 2 of the Spectre User Guide has a good introduction to 'awd' usage.

AWD Results Browser



Results from 1st tran analysis, left click to expand.

AWD Waveform Display



AWD Calculator Window

🗶 Calculator													
Window Memories Constants Options Help 3													
I													
Evaluate Buffer 🔲 Display Stack 🔲 🔷 standard 🔷 RF													
browser	vt	it	lastx x<>y dwn			up	sto	rci	Special Functions 🚘				
wave	vf	if	clear		clst	app	sin	asin	mag	In	exp	abs	
family	VS	is	enter		undo	eex	COS	acos	phase	log10	10**x	int	
erplot	vdc	idc	-	7	8	9	tan	atan	real	dB10	y**x	1/x	
plot	ор	opt	+	4	5	6	sinh	asinh	imag	dB20	x**2	sqrt	
printvs	vn	var	*	1	2	3	cosh	acosh	fl	f2	f3	f4	
print	mp		$-I_{-}$	0	•	+1-	tanh	atanh					

Used to perform calculations on waveforms, see Spectre User manual for more details.

Calculating Average Power



1. Left click on 'wave', then left click on waveform in waveform display. Should see ''wavew2sli()' appear in calculator window.

2. Use 'Special Functions' button on calculator to select 'average'.

d 🔷 RF	
Special Functions 🖃	
from film from ficho	





3. Window now shows 'average' function applied to waveform.



4. Use 'evaluate buffer' option perform calculation.
Results will not be exact match of 'pmeas.va' but will be close.

General Notes on Simulation

- Use waveform display for debugging, use probes, models for measuring values
 - Much faster, repeatable
- Question your results .ie, if you get a power in 10's of watts or delay in microseconds, something is probably wrong.
- In reports, don't use more than 3 significant digits. Providing an answer like 67.0332459 is meaningless.
- Do not wait until the last minute most simulation assignments will take multiple tries.

Pin Capacitance Measurement

To calculate net loading, need to perform pin capacitance characterization.





Insert a current probe on some gate output to get a feel for what IDSAT is for a technology. Format of a current probe is:

ip (na nb) iprobe

The probe name 'ip' will show as value that can be plotted in the waveform window. BR $\frac{8}{04}$

Current Waveform



max current about 0.3 mA, use this value for constant current source in capacitance measurements.

```
module cmeas (din);
input din;
                                                     CMEAS.VA
electrical din;
parameter real isrc=1.0e-4;
parameter real deltatime=0.05e-9;
parameter real start time = 2.0e-9;
parameter real stop time = 7.0e-9;
                                        dV between start/stop times
analog begin
 @(initial step) begin
                                           Capacitance calculation
   flaq = 0;
  end
 @(timer(0, deltatime))
  begin
        if ( ($realtime > stop time) & (flag == 1)) begin
           delta v = V(din) - start v
           cap val = isrc*(stop time-start time)/(delta v);
           $display("Cap= %g\n", cap val);
           flag = 2;
         end
        if ( ($realtime > start time) && !flag) begin
           start v = V(din);
           flag = 1;
                                            Voltage at start time
         end;
  end;
                                 BR 8/04
                                                                  27
end
```



i1 (0 a) isource dc=0 type=pulse delay=1n val0=0 val1=i_src rise=0.0001n fall=0.01n width=100n

```
Dut (a nand2_out vdd gnd) INVX4
ahdl_include "cmeas.va"
cmeter (a) cmeas isrc=i_src v_vdd=vdd_core
Load (nand2_out nand2_out1 vdd gnd) INVX4
```