Introduction

In this lesson you will go step-by-step through the basic simulation flow:

- 1. Create the Working Design Library
- 2. Compile the Design Units
- 3. Optimize the Design
- 4. Load the Design
- 5. Run the Simulation

Design Files for this Lesson

The sample design for this lesson is a simple 8-bit, binary up-counter with an associated test bench. The pathnames are as follows:

Verilog – *<install_dir>/examples/tutorials/verilog/basicSimulation/counter.v* and tcounter.v

VHDL – <*install_dir*>/*examples*/*tutorials*/*vhdl*/*basicSimulation*/*counter.vhd* and *tcounter.vhd*

This lesson uses the Verilog files *counter.v* and *tcounter.v*. If you have a VHDL license, use *counter.vhd* and *tcounter.vhd* instead. Or, if you have a mixed license, feel free to use the Verilog test bench with the VHDL counter or vice versa.

Related Reading

User's Manual Chapters: Design Libraries, Verilog and SystemVerilog Simulation, and VHDL Simulation.

Reference Manual commands: vlib, vmap, vlog, vcom, vopt, view, and run.

Create the Working Design Library

Before you can simulate a design, you must first create a library and compile the source code into that library.

1. Create a new directory and copy the design files for this lesson into it.

Start by creating a new directory for this exercise (in case other users will be working with these lessons).

Verilog: Copy *counter.v* and *tcounter.v* files from /<*install_dir>/examples/tutorials/verilog/basicSimulation* to the new directory.

VHDL: Copy *counter.vhd* and *tcounter.vhd* files from /<*install_dir>/examples/tutorials/vhdl/basicSimulation* to the new directory.

- 2. Start Questa SIM if necessary.
 - a. Type vsim at a UNIX shell prompt or use the Questa SIM icon in Windows.

Upon opening Questa SIM for the first time, you will see the Welcome to Questa SIM dialog. Click **Close**.

- b. Select **File > Change Directory** and change to the directory you created in step 1.
- 3. Create the working library.
 - a. Select **File > New > Library**.

This opens a dialog where you specify physical and logical names for the library (Figure 3-1). You can create a new library or map to an existing library. We'll be doing the former.

Figure 3-1. The Create a New Library Dialog

Create a New Library
Create
O a new library
🔿 a map to an existing library
 a new library and a logical mapping to it
Library Name:
Library Physical Name:
OK Cancel

- b. Type work in the Library Name field (if it isn't already entered automatically).
- c. Click OK.

Questa SIM creates a directory called *work* and writes a specially-formatted file named *_info* into that directory. The *_info* file must remain in the directory to distinguish it as a Questa SIM library. Do not edit the folder contents from your operating system; all changes should be made from within Questa SIM.

Questa SIM also adds the library to the Library window (Figure 3-2) and records the library mapping for future reference in the Questa SIM initialization file (*modelsim.ini*).

Name	Туре	Path 🥄
🖅 🕂 work	Library	work 🔍
	Library	\$MODEL_TECH//
	Library	\$MODEL_TECH//a.
	Library	\$MODEL_TECH//o
🖅 🕂 mtiUPF	Library	\$MODEL_TECH//c
	Library	\$MODEL_TECH//s
+ vital2000	Library	\$MODEL_TECH/
🖅 👖 ieee	Library	\$MODEL_TECH//
	Library	\$MODEL_TECH/
🛨 👖 std 👝 👝	Library	SMODEL ARECH

Figure 3-2. work Library Added to the Library Window

When you pressed OK in step 3c above, the following was printed to the Transcript window:

vlib work vmap work work

These two lines are the command-line equivalents of the menu selections you made. Many command-line equivalents will echo their menu-driven functions in this fashion.

Compile the Design Units

With the working library created, you are ready to compile your source files.

You can compile by using the menus and dialogs of the graphic interface, as in the Verilog example below, or by entering a command at the Questa SIM> prompt.

- 1. Compile *counter.v* and *tcounter.v*.
 - a. Select Compile > Compile. This opens the Compile Source Files dialog (Figure 3-3).

If the Compile menu option is not available, you probably have a project open. If so, close the project by making the Library window active and selecting File > Close from the menus.

- b. Select both *counter.v* and *tcounter.v* modules from the Compile Source Files dialog and click **Compile**. The files are compiled into the *work* library.
- c. When compile is finished, click **Done**.

Compile Sou	rce Files
Library: wo	rk
Look in:	🌗 basic Simulation 💌 🖛 🗈 📸 🎹 🛪
Recent Places Desktop Libraries	Name Date modified Type work 10/15/2013 6:56 File folder counter.v 7/31/2013 8:43 PM V File tcounter.v 7/31/2013 8:43 PM V File
Computer Computer Network	
	File name: Compile
	Files of type: HDL Files (*.v;*.vl;*.vhd;*.vhd;*.vho;*.hdl;*.vo;* Done
🔲 Compile sele	cted files together Default Options Edit Source

Figure 3-3. Compile Source Files Dialog

- 2. View the compiled design units.
 - a. In the Library window, click the '+' icon next to the *work* library and you will see two design units (Figure 3-4). You can also see their types (Modules, Entities, etc.) and the path to the underlying source files.

Name	Туре	Path
∭ work	Library	work
-M counter	Module	C:/modeltech
🖵 🕅 test_counter	Module	C:/modeltech
🛨 📶 floatfixlib	Library	\$MODEL_TECH//floatfixlib
∓_∰_ mc2_lib	Library	\$MODEL_TECH//mc2_lib
🛨 📶 mtiAvm	Library	\$MODEL_TECH//avm
+ 👖 mtiOvm	Library	\$MODEL_TECH//ovm-2.0.3
+ tiPA	Library	\$MODEL_TECH//pa_lib
+ mtiUPF	Library	\$MODEL_TECH//upf_lib

Figure 3-4. Verilog Modules Compiled into work Library

Optimize the Design

- 1. Use the vopt command to optimize the design with full visibility into all design units.
 - a. Enter the following command at the Questa SIM> prompt in the Transcript window:

vopt +acc test_counter -o testcounter_opt

The +acc switch provides visibility into the design for debugging purposes.

The **-o** switch allows you designate the name of the optimized design file (testcounter_opt).

```
_Note.
```

You must provide a name for the optimized design file when you use the vopt command.

Load the Design

- 1. Load the *test_counter* module into the simulator.
 - a. Use the optimized design name to load the design with the vsim command:

vsim testcounter_opt

When the design is loaded, a Structure window opens (labeled **sim**). This window displays the hierarchical structure of the design as shown in Figure 3-5. You can navigate within the design hierarchy in the Structure (**sim**) window by clicking on any line with a '+' (expand) or '-' (contract) icon.

Instance	Design unit	Design unit type	Visibility
📕 test_counter	test_counter(fast)	Module	+acc=
🖕 🗾 dut	counter(fast)	Module	+acc=
— 🗾 increment	counter(fast)	Function	+acc=
🛛 🗠 🕘 #ALWAYS#35	counter(fast)	Process	
	test_counter(fast)	Process	
	test_counter(fast)	Process	
└ 🎱 #INITIAL#30	test_counter(fast)	Process	
💢 #vsim_capacity#		Foreign	+acc=

Figure 3-5. The Design Hierarchy

- 2. Open the Objects and Processes windows.
 - a. Select **View > Objects** from the menu bar.
 - b. Select **View > Process**.

The Objects window shows the names and current values of data objects in the current region selected in the Structure (sim) window (Figure 3-6). Data objects include signals, nets, registers, constants and variables not declared in a process, generics, parameters, and member data variables of a SystemC module.

The Processes window displays a list of HDL and SystemC processes in one of four viewing modes: Active, In Region, Design, and Hierarchical. The Design view mode is intended for primary navigation of ESL (Electronic System Level) designs where processes are a foremost consideration. By default, this window displays the active processes in your simulation (Active view mode).

Name	Value	Kind	Mode [🗠	🗖 Now 🖻
🔶 dk	1'hx	Register	Internal	
🔶 reset	1'hx	Register	Internal	
🛨 🔶 count	8'hxx	Net	Internal	
Processes (Ac	tive)			
Processes (Ac	tive)	Type (filtered)		== ± ₫ Order
Name	#18	Type (filtered)	State	Order
🔮 #INITIAL	#18 #24	Type (filtered) Initial	State Ready	4

Figure 3-6. The Object Window and Processes Window

Run the Simulation

We're ready to run the simulation. But before we do, we'll open the Wave window and add signals to it.

- 1. Open the Wave window.
 - a. Enter **view wave** at the command line.

The Wave window opens in the right side of the Main window. Resize it, if necessary, so it is visible.

You can also use the **View > Wave** menu selection to open a Wave window. The Wave window is just one of several debugging windows available on the **View** menu.

- 2. Add signals to the Wave window.
 - a. In the Structure (sim) window, right-click *test_counter* to open a popup context menu.
 - b. Select Add Wave (Figure 3-7).

All signals in the design are added to the Wave window.




Figure 3-7. Using the Popup Menu to Add Signals to Wave Window

- 3. Run the simulation.
 - a. Click the Run icon.

The simulation runs for 100 ns (the default simulation length) and waves are drawn in the Wave window.

Ē.

≣₽

b. Enter **run 500** at the VSIM> prompt in the Transcript window.

The simulation advances another 500 ns for a total of 600 ns (Figure 3-8).

💼 Wave - Default 🚞 🔤			
斜 🕶	Msgs		
/test_counter/clk	1'h0	ໄມບານບານການການການການການການການການການການການການກາ	
	1'h0		
🛨 🔶 /test_counter/count	8'h1e	000000000000000000000000000000000000000	
r			-
AR Now	600 ns	nsi i li si i li si	
🔂 🎢 🤤 🛛 Cursor 1	0 ns	0 ns	
	R D		

Figure 3-8. Waves Drawn in Wave Window

c. Click the Run -All icon on the Main or Wave window toolbar.

X

The simulation continues running until you execute a break command or it hits a statement in your code (ie., a Verilog \$stop statement) that halts the simulation.

d. Click the Break icon

to stop the simulation.

Set Breakpoints and Step through the Source

Next you will take a brief look at one interactive debugging feature of the Questa SIM environment. You will set a breakpoint in the Source window, run the simulation, and then step through the design under test. Breakpoints can be set only on executable lines, which are indicated with red line numbers.

- 1. Open *counter.v* in the Source window.
 - a. Select **View > Files** to open the Files window.
 - b. Click the + sign next to the *sim* filename to see the contents of *vsim.wlf* dataset.
 - c. Double-click *counter.v* (or *counter.vhd* if you are simulating the VHDL files) to open the file in the Source window.
- 2. Set a breakpoint on line 36 of *counter.v* (or, line 39 of *counter.vhd* for VHDL).
 - a. Scroll to line 36 and click in the Ln# (line number) column next to the line number.

A red dot appears in the line number column at line number 36 (Figure 3-9), indicating that a breakpoint has been set.




Figure 3-9. Setting Breakpoint in Source Window

- 3. Disable, enable, and delete the breakpoint.
 - a. Click the red dot to disable the breakpoint. It will become a gray dot.
 - b. Click the gray dot again to re-enable the breakpoint. It will become a red dot.
 - c. Click the red dot with your right mouse button and select Remove Breakpoint 36.
 - d. Click in the line number column next to line number 36 again to re-create the breakpoint.
- 4. Restart the simulation.

a. Click the Restart icon to reload the design elements and reset the simulation time to zero.



The Restart dialog that appears gives you options on what to retain during the restart (Figure 3-10).

Restart X
Keep:
✓ List Format
✓ Wave Format
✓ Breakpoints
Logged Signals
Virtual Definitions
Assertions
Cover Directives
ATV Format
OK Cancel


Figure 3-10. Setting Restart Functions

- b. Click the **OK** button in the Restart dialog.
- c. Click the Run -All icon.



The simulation runs until the breakpoint is hit. When the simulation hits the breakpoint, it stops running, highlights the line with a blue arrow in the Source view (Figure 3-11), and issues a Break message in the Transcript window.

Figure 3-11. Blue Arrow Indicates Where Simulation Stopped.



When a breakpoint is reached, typically you want to know one or more signal values. You have several options for checking values:

• Look at the values shown in the Objects window (Figure 3-12).

	»=		# @ ×
Value	Kind	Mode	1년 🗖 Now 🔰 🕨
32'h00000003	Parameter	Internal	
32'h00000002	Parameter	Internal	
8'h1e	Packed Array	Out	
1'h1	Net	In	
1'h0	Net	In	
	Value 32'h00000003 32'h00000002 8'h1e 1'h1	32'h00000003 Parameter 32'h00000002 Parameter 8'h1e Packed Array 1'h1 Net	ValueKindMode32'h00000003ParameterInternal32'h00000002ParameterInternal8'h1ePacked ArrayOut1'h1NetIn

Figure 3-12. Values Shown in Objects Window

• Set your mouse pointer over a variable in the Source window and a yellow box will appear with the variable name and the value of that variable at the time of the selected cursor in the Wave window (Figure 3-13).

Figure 3-13. Hover Mouse Over Variable to Show Value

📄 es/tuto	rials/verilog/basicSimulation/counter.v (/test_counter/dut) - Default ///// 🖶 🗗 🔀
Ln#	C 🗖 Now 🗲 🕨
35	-
36 🕏	always 🔮 (posedge clk or posedge reset)
37	if (reset)
38	coun/test_counter/dut/reset 8'h00;
39	else 1
40	count - #cpu_cik_co_count increment(count);
41	
•	· · · · · · · · · · · · · · · · · · ·

• Highlight a signal, parameter, or variable in the Source window, right-click it, and select **Examine** from the pop-up menu to display the variable and its current value in a Source Examine window (Figure 3-14).

Figure 3-14. Parameter Name and Value in Source Examine Window

Source Examine X
/test_counter/dut/#ALWAYS#35/tpd_reset_to_count
3
OK

- use the **examine** command at the VSIM> prompt to output a variable value to the Transcript window (i.e., examine count)
- 5. Try out the step commands.
 - a. Click the Step Into icon on the Step toolbar.



This single-steps the debugger.

Experiment on your own. Set and clear breakpoints and use the Step, Step Over, and Continue Run commands until you feel comfortable with their operation.

Lesson Wrap-Up

This concludes this lesson. Before continuing we need to end the current simulation.

- 1. Select **Simulate > End Simulation**.
- 2. Click **Yes** when prompted to confirm that you wish to quit simulating.