
PLDT-3 Trainer User Manual

For XILINX WebPack



© Copyright 2001 R.S.R. Electronics, Inc. All rights reserved.

Ver. 1.0web 05/03

Table of Contents

| 1.0 INTRODUCTION | . 4 |
|---------------------------------------|-----|
| 2.0 GENERAL DESCRIPTION | . 6 |
| 3.0 BRIEF DESCRIPTION Of PLDT-3 BOARD | 7 |
| 4.0 DETAILED DESCRIPTION | 8 |
| 5.0 EXPERIMENTS | 12 |

1.0 INTRODUCTION

The RSR® Electronics PLDT-3® digital logic trainer board, shown on cover page, has been designed as a "target board" for students and other users to design, implement, and test digital circuits using a modern programmable device and industry-standard design tools. It is built around the XILINX® Corporation XC95108 CPLD device in an 84-pin PLCC package.

While the fundamental principles of digital logic design have remained constant, the technology in which digital designs are implemented has changed rapidly. From transistors in the 1950s to small-scale integrated circuits (ICs) in the 1960s to large-scale ICs such as microprocessors in the 1970s, to the sophisticated programmable ICs of today

Early digital IC devices, such as 7400 series TTL, were initially built as standard building-blocks that had to be interconnected by copper traces on a circuit board. By the 1980s, the blocks could be mounted on one chip, and the interconnection done by "burning" a design into it. Those were the early programmable logic devices (PALs, PLDs). They were one-time programmable (OTP), and required an electronic "box" called a device programmer to do the "burning". Later came devices that could be erased electrically and reprogrammed.

Today, ICs such as the venerable 7400 TTL chip are almost obsolete. Modern digital designs use large-scale programmable ICs such as field-programmable gate arrays (FPGAs) and complex programmable logic devices (CPLDs). Internally, FPGAs implement logic functions using look-up tables in memory blocks while CPLDs use sum-of-product terms configured from arrays of gates. Both FPGAs and CPLDs also contain flip-flops.

To program such devices, special computer-aided design (CAD) software is required that allows the user to enter a digital design on a PC, check it for validity, simulate its performance, and then download it into the target chip. Depending on the CAD package being used, a design can be entered using schematic capture software to draw a diagram showing interconnected gate symbols. Or a design may be entered using a text editor to create a file containing a set of Boolean equations written in a hardware description language (HDL). A common HDL is ABEL (Advanced Boolean Expression Language). Either way, the CAD software compiles the design into the low-level commands needed to configure the device.

The XC95108 CPLD contains 108 macrocells with 2400 usable gates arranged in six 36V18 function blocks as shown in *Figure 1*. The chip is available in speeds from 7.5 ns to 20 ns delay time pin-to-pin. Outputs can drive 24 mA loads. The XC95108 is rated for a minimum of 10,000 program/erase cycles, and will hold a program for a minimum of 20 years.




Figure 1

2.0 GENERAL DESCRIPTION

The XC95108 used in the PLDT-3 digital logic trainer is in-service programmable (ISP). ISP means that the CPLD can be erased and reprogrammed while it is in a circuit, so a separate device-programmer box is not required. The PLDT-3 is powered by a wall-mounted power module which comes with the trainer.

The PLDT-3 connects to the parallel port of a personal computer via a standard 25-wire cable with DB25 connectors at both ends (*Figure 2*, *detail 8*). The cable is part of the package when purchasing the PLDT-3. Standard design software, such as XILINX Foundation or Xilinx WebPack, can be used.

Once commands are down-loaded from the PC to the CPLD, the cable may be disconnected; the CPLD "remembers" the design. Or the cable can be left attached for rapid reconfiguration of the logic design. Either way, the digital circuit programmed into the CPLD can be tested using the on-board switches and LEDs of the PLDT-3 board. Most CPLD pins are brought out via connector blocks. An uncommitted 16-pin male header is available for a user-defined ribbon-cable connection. Power, ground, and most CPLD pins are brought out to a 96-pin DIN-connector (P1), making the full power of the XC95108 available for advanced designs.

The 16 switches (8 toggle, 8 DIP) and 16 LEDs (8 red, 8 green) of the PLDT-3 can be accessed via jumper-blocks as well as via pin-jacks (*Figure 2*, *details 1*, *2*, *3*) to allow connection of external circuits. Thus you can interface to external circuits built with small-scale ICs, such as logic chips, micro-controllers, memory chips, A/D & D/A converters, and so forth. Also on board the PLDT-3 are 4 momentary push-button switches (2 debounced and 2 not), an on-board 1 Hz clock, a 4 MHz clock module, a buffered input for an external clock, two 7-segment displays, and an SR flip-flop with inputs and outputs available via pin-jacks. A terminal-block allows access to +5 Volts and ground.





Figure 2

3.0 BRIEF DESCRIPTION OF PLDT-3 BOARD

(refer to Figure 3)



- Toggle Switches S6 and S7 provide TTL-level signals to connectors J7 and J8.
 - The switches are also connected via jumper header **HD7** to specific CPLD pins (see table in **Sec. 4.0**). *NOTE: REMOVE THE JUMPERS FROM HD7 BEFORE DOWNLOADING TO CPLD*.
- 2) **J9** and **J10** are in parallel or connect to +5V and GND via 8-position DIP-switch **S5**. They are uncommitted signals: not hardwired to CPLD pins.
- J3 and J4 are in parallel and connect to GREEN LEDs 1

 8. TTL-level signals can drive the LEDs. The LEDs are uncommitted (not hardwired to CPLD pins).

 J5 and J6 are in parallel and connect to RED LEDs 9 16. TTL-level signals can drive the LEDs. The LEDs are hardwired to CPLD pins via jumper header HD6.
- 4) Shrouded 16-pin male socket **P2** pins are connected to corresponding pins of 16-pin female header **HD8**. The pins are uncommitted (not hardwired to CPLD pins).
- 5) Dual digit 7-seg display pins are hardwired to specific CPLD pins (see tables in **Sec. 4.0**). Display can be disconnected by cutting etch at **JP2**.
- 6) Connector T9 provides access to on-board signals: Low frequency (1Hz) TTL clock, 4 MHz TTL clock, and \$\overline{S}\$, \$\overline{R}\$, Q, \$\overline{Q}\$ of SR flip-flop.

- 7) Clock conditioning circuit:
 - T7 will accept external sine-wave, square-wave, CMOS or TTL signal.
 - T8 provides TTL output of conditioned signal
- 8) Female DB-25 connector uses printer-cable to connect to parallel port.
- 9) Power jack: J1
- 10) Push buttons switches:
 - **S1:** debounced, TTL-level output
 - T1: falling edge T2: rising edge
 - S2: debounced, TTL-level output
 - T3: falling edge T4: rising edge
 - S3: Normally-High TTL-level output at T5
 - **S4:** Normally-Low TTL-level output at **T6**
- 11) **TB1** terminal block provides access to regulated +5 VDC and GND.
- 12) 96-pin DIN connector provides access to many CPLD pins, LEDs, Switches, +5 VDC and GND, and 16 uncommitted pins on header **HD5** (See table in **Sec. 4.0**)
- 13) **JP1** header jumper connects 4MHz TTL clock to pin 9 of CPLD chip.
- 14) Dual-row socket headers **HD1** through **HD4** allow access to all CPLD pins except power pins.

4.0 DETAILED DESCRIPTION

(Refer to Figure 2)

4.1 POWER

Power is supplied to the PLDT-3 from a wall mounted 9 Volt DC power supply connected to **J1** (see detail 9). Note that the center pin of **J1** is positive. The 9 Volts is regulated down to 5 Volts by an on-board 7805 regulator. A terminal-block allows access to +5 Volts and ground (see detail 11). We recommend that you use the 9 Volt power-module supplied with the unit.

4.2 SWITCHES

Eight SPDT toggle switches, are provided by two DIP mounted switch modules, **S6** and **S7** (see detail 1). When a toggle switch is in the position marked H (high), the switch pole is connected +5 Volts. In the position marked L (low), the switch pole is connected to ground. The switches are wired to pin-jacks on **J8** as well as to jumper-block **J7**. Jumpers on **HD7** connect the toggle switches to the CPLD as shown in the table below. Removing a jumper disconnects the corresponding switch from the CPLD.

For additional flexibility, an uncommitted 8-postion DIP switch (S5) is connected to pin-jacks on J10 and to the jumper-block J9. The DIP switches are SPST with 1k pull-up resistors to the 5 Volt rail. When a DIP switch is slid up (into the ON position) its output goes to ground.

| TOGGLE SWITCH CONNECTIONS (see detail 1 on Figure 2) | | | | | | | |
|--|----|-----|--|--|--|--|--|
| SWITCH CPLD PIN P1 PIN | | | | | | | |
| S6-1 | 11 | C25 | | | | | |
| S6-2 | 7 | C26 | | | | | |
| S6-3 | 6 | C27 | | | | | |
| S6-4 | 5 | C28 | | | | | |
| S7-1 | 4 | C29 | | | | | |
| S7-2 | 3 | C30 | | | | | |
| S7-3 | 2 | C31 | | | | | |
| S7-4 | 1 | C29 | | | | | |

Caution: When "HD7" jumpers (shorting bars) are connected, eight SPDT toggle switches in switch modules **S6** and **S7** will provide either **GND** ("0") or +**5V** ("1") to the corresponding pins of CPLD. This is shown in *Figure 4*. This can cause permanent damage to CPLD unless the corresponding pins of CPLD are programmed as inputs in your design. So please make sure to remove all eight jumpers from "HD7" before programming your design into CPLD chip. When using "**S6**" and **S7**" as inputs in your design, you have to program the corresponding CPLD pins as input. These pins are 1, 2, 3, 4, 5, 6, 7, and 11. Only then connect jumpers for corresponding pins on header "HD7"




Figure 4



4.3 MOMENTARY SWITCHES

The two debounced momentary push-button switch, **S1** and **S2** (detail 10), can be used to apply manually generated input pulses to pins of the CPLD. For **S1**, the falling-edge is available at pin jack **T1** while the rising edge is available at **T2**. For **S2**, the falling-edge is available at pin jack **T3** while the rising edge is available at **T4**.

The two non-debounced momentary push-button switch, **S3** and **S4** (*detail 10*), also can be used to apply manually generated input pulses to pins of the CPLD. **S3** generates a falling edge available at pin jack **T5** while **S4** generates a rising edge available at **T6**. Note that CPLD pin 9 is a global clock.

4.4 CLOCK SIGNALS

4.4.1 External Clock Input

TTL clock signal from a function generator can be brought onto the board via jack labeled "EXT CLK IN" on the T7 pin-jacks (detail 7). CLK IN is buffered by a 74HC00 and the buffered clock is available on the T8 pin-jacks.

4.4.2 The Low-Frequency Clock

An on-board clock of approximately 1 Hertz is available at pin-jacks on **T9** (see detail 6). It is useful when, for example, you wish to watch LEDs driven by an up-counter.

4.4.3 The 4 MHz Clock Module

A 4 MHz clock oscillator module is connected to pin 9 of the CPLD through the jumper at **JP1**. Removing the jumper disconnects the module from the CPLD, but the module continues to oscillate. The 4 MHz clock is available at **T9** (see detail 6).

4.5 LEDs


See detail 3. Eight green LEDs numbered 1 to 8 are connected to pins-jacks on **J4** and to jumper-block **J3**. Eight red leds numbered 9 to 16 are connected to pins-jacks on **J6** and to jumper-block **J5**. The red LEDs are connected to pins on the CPLD through jumpers on **HD6** as shown in the table below. Removing a jumper disconnects the corresponding LED from the CPLD. With all jumpers removed from **HD6**, a ribbon cable could be connected to it to allow external access to the CPLD pins. LED current is limited by 330 Ohm resistors in **RN6** and **RN7**.

| RED LED# | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 |
|----------|----|----|----|----|----|----|----|----|
| CPLD PIN | 35 | 36 | 37 | 39 | 40 | 41 | 43 | 44 |

4.6 THE 7-SEGMENT DISPLAYS

Two common-cathode 7-segment displays (*detail 5*) are connected to the CPLD pins as shown in the table below. Current is limited by 330 Ohm resistors in **RN2**, **RN3**, **RN4**, and **RN5**.

| 7- SEGMENT DISPLAY | | | | | | |
|--------------------------|-------------|---------------------------|-------------|--|--|--|
| TENS DIGIT SEGMENT | CPLD PIN | UNITS DIGIT SEGMENT | CPLD PIN | | | |
| Α | 57 | A | 15 | | | |
| В | 58 | В | 18 | | | |
| С | 61 | С | 23 | | | |
| D | 62 | D | 21 | | | |
| E | 63 | Е | 19 | | | |
| F | 65 | F | 14 | | | |
| G | 66 | G | 17 | | | |
| DP | 67 | DP | 24 | | | |



4.7 ON-BOARD OSCILLATOR

Resonator X1 together with integrated circuit U1 form a 4 MHz oscillator driving pins 9 of the CPLD. The oscillator can be used for designs requiring a high-speed clock.

4.8 CONNECTORS:

Most of the CPLD pins are brought out to connector P1, HD1, HD2, HD3, HD4 and HD5.

"P1" Connector

| Row A Pin # | Connected to: |
|----------------|------------------|
| 1 | +5Vdc |
| 2 | GND |
| 3 | Pin # 12 of CPLD |
| 4 | Pin # 10 of CPLD |
| 5 | Pin # 84 of CPLD |
| 6 | Pin # 82 of CPLD |
| 7 | Pin # 80 of CPLD |
| 8 | Pin # 77 of CPLD |
| 9 | Pin # 75 of CPLD |
| 10 | Pin # 72 of CPLD |
| 11 | Pin # 69 of CPLD |
| 12 | Pin # 26 of CPLD |
| 13 | Pin # 31 of CPLD |
| 14 | Pin # 32 of CPLD |
| 15 | Pin # 33 of CPLD |
| 16 | Pin # 34 of CPLD |
| 17 | HD5 |
| 18 | HD5 |
| 19 | HD5 |
| 20 | HD5 |
| 21 | HD5 |
| 22 | HD5 |
| 23 | HD5 |
| 24 | HD5 |
| 25 | HD5 |
| 26 | HD5 |
| 27 | HD5 |
| 28 | HD5 |
| 29 | HD5 |
| 30 | HD5 |
| 31 | HD5 |
| 32 | HD5 |

| | 11 Connector |
|----------------|---------------------------------------|
| Row B PIN # | Connected to: |
| 1 | +5Vdc |
| 2 | GND |
| 3 | CLK IN of Header "T7" |
| 4 | Pin # 9 of CPLD |
| 5 | Pin # 83 of CPLD |
| 6 | Pin # 81 of CPLD |
| 7 | Pin # 79 of CPLD |
| 8 | Pin # 76 of CPLD |
| 9 | Pin # 74 of CPLD |
| 10 | Pin # 71 of CPLD |
| 11 | Pin # 25 of CPLD |
| 12 | Pin # 55 of CPLD |
| 13 | Pin # 53 of CPLD |
| 14 | Pin # 51 of CPLD |
| 15 | Pin # 47 of CPLD |
| 16 | Pin # 45 of CPLD |
| 17 | LED 16/ optional pin 44 of CPLD |
| 18 | LED 15/ optional pin 43 of CPLD |
| 19 | LED 14/ optional pin 41 of CPLD |
| 20 | LED 13/ optional pin 40 of CPLD |
| 21 | LED 12/ optional pin 39 of CPLD |
| 22 | LED 11/ optional pin 37 of CPLD |
| 23 | LED 10/ optional pin 36 of CPLD |
| 24 | LED 09/ optional pin 35 of CPLD |
| 25 | SW 1 of "S6"/ optional pin 11 of CPLD |
| 26 | SW 2 of "S6"/ optional pin 07 of CPLD |
| 27 | SW 3 of "S6"/ optional pin 06 of CPLD |
| 28 | SW 4 of "S6"/ optional pin 05 of CPLD |
| 29 | SW 1 of "S7"/ optional pin 04 of CPLD |
| 30 | SW 2 of "S7"/ optional pin 03 of CPLD |
| 31 | SW 3 of "S7"/ optional pin 02 of CPLD |
| 32 | SW 4 of "S7"/ optional pin 01 of CPLD |

| Row C Pin # Connected to: 1 +5Vdc 2 GND 3 T1 Header Mom. Switch S1 4 T2 Header Mom. Switch S2 6 T4 Header Mom. Switch S2 7 T5 Header Mom. Switch S3 8 T6 Header Mom. Switch S4 9 Pin # 70 of CPLD 10 Pin # 68 of CPLD 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 37 of CPLD 21 Pin # 35 of CPLD 22 Pin # 35 of CPLD 23 Pin # 35 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 03 of CPLD </th <th></th> <th></th> | | |
|--|-------|--------------------------|
| 1 +5Vdc 2 GND 3 T1 Header Mom. Switch S1 4 T2 Header Mom. Switch S1 5 T3 Header Mom. Switch S2 6 T4 Header Mom. Switch S2 7 T5 Header Mom. Switch S3 8 T6 Header Mom. Switch S4 9 Pin # 70 of CPLD 10 Pin # 68 of CPLD 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 35 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 20 Pin # 05 of CPLD 21 Pin # 06 of CPLD 22 Pin # 07 of CPLD 23 Pin # 06 of CPLD 24 Pin # 07 of CPLD 25 Pin # 07 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD | Row C | Connected to: |
| 2 GND 3 T1 Header Mom. Switch S1 4 T2 Header Mom. Switch S1 5 T3 Header Mom. Switch S2 6 T4 Header Mom. Switch S2 7 T5 Header Mom. Switch S3 8 T6 Header Mom. Switch S4 9 Pin # 70 of CPLD 10 Pin # 68 of CPLD 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 05 of CPLD 30 Pin # 03 of CPLD 31 Pin # 03 of CPLD 31 Pin # 03 of CPLD 31 Pin # 03 of CPLD | Pin # | Connected to. |
| 3 T1 Header Mom. Switch S1 4 T2 Header Mom. Switch S1 5 T3 Header Mom. Switch S2 6 T4 Header Mom. Switch S2 7 T5 Header Mom. Switch S3 8 T6 Header Mom. Switch S4 9 Pin # 70 of CPLD 10 Pin # 68 of CPLD 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 35 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 03 of CPLD | 1 | +5Vdc |
| 3 T1 Header Mom. Switch S1 4 T2 Header Mom. Switch S1 5 T3 Header Mom. Switch S2 6 T4 Header Mom. Switch S2 7 T5 Header Mom. Switch S3 8 T6 Header Mom. Switch S4 9 Pin # 70 of CPLD 10 Pin # 68 of CPLD 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 35 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 03 of CPLD | 2 | GND |
| 5 T3 Header Mom. Switch S2 6 T4 Header Mom. Switch S2 7 T5 Header Mom. Switch S3 8 T6 Header Mom. Switch S4 9 Pin # 70 of CPLD 10 Pin # 68 of CPLD 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 03 of CPLD | 3 | T1 Header Mom. Switch S1 |
| 6 T4 Header Mom. Switch S2 7 T5 Header Mom. Switch S3 8 T6 Header Mom. Switch S4 9 Pin # 70 of CPLD 10 Pin # 68 of CPLD 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 03 of CPLD | 4 | T2 Header Mom. Switch S1 |
| 7 T5 Header Mom. Switch S3 8 T6 Header Mom. Switch S4 9 Pin # 70 of CPLD 10 Pin # 68 of CPLD 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 03 of CPLD | 5 | T3 Header Mom. Switch S2 |
| 8 T6 Header Mom. Switch S4 9 Pin # 70 of CPLD 10 Pin # 68 of CPLD 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 35 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 03 of CPLD | 6 | T4 Header Mom. Switch S2 |
| 9 Pin # 70 of CPLD 10 Pin # 68 of CPLD 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 03 of CPLD | 7 | |
| 10 Pin # 68 of CPLD 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 8 | T6 Header Mom. Switch S4 |
| 11 Pin # 56 of CPLD 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 9 | Pin # 70 of CPLD |
| 12 Pin # 54 of CPLD 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 10 | Pin # 68 of CPLD |
| 13 Pin # 52 of CPLD 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 11 | Pin # 56 of CPLD |
| 14 Pin # 50 of CPLD 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 12 | |
| 15 Pin # 48 of CPLD 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 13 | |
| 16 Pin # 46 of CPLD 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | | |
| 17 Pin # 44 of CPLD 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 15 | Pin # 48 of CPLD |
| 18 Pin # 43 of CPLD 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | | Pin # 46 of CPLD |
| 19 Pin # 41 of CPLD 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 17 | Pin # 44 of CPLD |
| 20 Pin # 40 of CPLD 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 18 | Pin # 43 of CPLD |
| 21 Pin # 39 of CPLD 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 19 | Pin # 41 of CPLD |
| 22 Pin # 37 of CPLD 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 20 | Pin # 40 of CPLD |
| 23 Pin # 36 of CPLD 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 21 | |
| 24 Pin # 35 of CPLD 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 22 | Pin # 37 of CPLD |
| 25 Pin # 11 of CPLD 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 23 | Pin # 36 of CPLD |
| 26 Pin # 07 of CPLD 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 24 | Pin # 35 of CPLD |
| 27 Pin # 06 of CPLD 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 25 | Pin # 11 of CPLD |
| 28 Pin # 05 of CPLD 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 26 | Pin # 07 of CPLD |
| 29 Pin # 04 of CPLD 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 27 | |
| 30 Pin # 03 of CPLD 31 Pin # 02 of CPLD | 28 | Pin # 05 of CPLD |
| 31 Pin # 02 of CPLD | 29 | Pin # 04 of CPLD |
| L | 30 | Pin # 03 of CPLD |
| 32 Pin # 01 of CPLD | 31 | |
| | 32 | Pin # 01 of CPLD |

4.8.1 Connectors HD1, HD2, HD3, HD4

Dual-row socket headers HD1 through HD4 allow easy access to all CPLD pins except power and GND pins

4.8.2 Connected HD5

Selected Pins of "P1" connector are brought out to header HD5.

4.8.3 Connector HD8 and P2

Shrouded 16-pin male socket **P2** pins are connected to corresponding pins of 16-pin female header **HD8**. The pins are uncommitted (not hardwired to CPLD pins).

5.0 EXPERIMENTS

See appendix A for downloading and installing WebPack

5.1 TTL EXPERIMENT: COMBINATIONAL LOGIC

A simple TTL experiment is shown below.

EXPERIMENT: GATE CIRCUIT USING 74LS00 TTL CHIP

OBJECTIVE

To examine a simple combinatorial circuit built with a TTL chip. S5 switches of the PLDT-3 will be used to generate input while the LED's 1-8 of the PLDT-3 will be used to show output.

PARTS

- 1. Solderless Breadboard
- 2. 74LS00 TTL Quad-2 Integrated Circuit
- 3. PLDT-3 with power module

PROCEDURE

A) Use Boolean Algebra to get an equation for Q from the following circuit:



- B) Using the equation, fill in the truth table on the next page (just fill in the column labeled **O**).
- C) Build the circuit.
 - 1. Insert the 74LS00 into the solderless breadboard.
 - 2. Connect a wire from pin 7 of the 74LS00 to the terminal "TB1" labeled "GND" on the PLDT-3.
 - 3. Connect a wire from pin 14 of the 74LS00 to the terminal "TB1" labeled "+5V" on the PLDT-3.
 - 4. Connect a wire from pin 1 of the 74LS00 to the pin 1 of connector "J10" of the switch "S5".
 - 5. Connect a wire from pin 2 of the 74LS00 to the pin 2 of connector "J10" of the switch "S5".
 - 6. Connect a wire from pin 3 to pin 4 of the 74LS00.
 - 7. Connect a wire from pin 13 of the 74LS00 to the pin 3 of the connector "J10" of the switch "S5".
 - 8. Connect a wire from pin 12 of the 74LS00 to the pin 4 of the connector "J10" of the switch "S5".
 - 9. Connect a wire from pin 11 to pin 5 of the 74LS00.
 - 10. Connect a wire from pin 6 of the 74LS00 to the pin 1 of the connector "J4" of the LED1.

Connect the power module to the PLDT-3 and plug the power module into a 110 VAC outlet.

Assuming a switch at "H" is a logic "1" and a lit LED is a logic "1", fill in the column labeled **LED** on the following truth-table.

| SW 1 | SW 2 | SW 3 | SW 4 | Q from equation | LED On or Off |
|------|------|------|------|-----------------------|------------------|
| 0 | 0 | 0 | 0 | • | |
| 0 | 0 | 0 | 1 | | |
| 0 | 0 | 1 | 0 | | |
| 0 | 0 | 1 | 1 | | |
| 0 | 1 | 0 | 0 | | |
| 0 | 1 | 0 | 1 | | |
| 0 | 1 | 1 | 0 | | |
| 0 | 1 | 1 | 1 | | |
| 1 | 0 | 0 | 0 | | |
| 1 | 0 | 0 | 1 | | |
| 1 | 0 | 1 | 0 | | |
| 1 | 0 | 1 | 1 | | |
| 1 | 1 | 0 | 0 | | |
| 1 | 1 | 0 | 1 | | |
| 1 | 1 | 1 | 0 | | |
| 1 | 1 | 1 | 1 | | |

5.2 CPLD EXPERIMENT: BASIC GATES

The objective of this experiment is to gain familiarity with the use of WebPack Series software by designing and implementing a simple gate circuit.

AND gates and OR gates are two fundamental building blocks of digital circuits. Both AND and OR gates can have two or more inputs, but only one output. The input / output behavior of a gate is shown by a truth table and is written as a Boolean equation as shown below.

Gate Characteristics:

The AND Gate

| | Symbol | Boolean Equation | T | Truth Table | | | | |
|----|--------|-------------------------|---|-------------|--|---|--|--|
| | | | A | В | | X | | |
| Δ | | | 0 | 0 | | 0 | | |
| D. | ¬)- x | X = AB | 0 | 1 | | 0 | | |
| В | | | 1 | 0 | | 0 | | |
| | | | 1 | 1 | | 1 | | |


The OR Gate

| | Symbol | Boolean Equation | T | ruth T | abl | e |
|-----|--------|-------------------------|---|--------|-----|---|
| | | | A | В | | Y |
| ۸ — | | 0 | 0 | | 0 | |
| A | ¬ >- Y | Y = A + B | 0 | 1 | | 1 |
| В | | 1 | 0 | | 1 | |
| | | | 1 | 1 | | 1 |

NOTE: See appendix A for downloading and installing WebPack Xilinx Software


PROCEDURE:

- 1. Create a new directory on your C: drive (call it XILABS, or you name it). You will save all your experiment files in this directory since they will be too big for a floppy.
- 2. Start the Software by clicking on the following: Start \rightarrow Programs \rightarrow Xilinx WebPack \rightarrow WebPack Project Navigator, or just click on the WebPack icon on the Windows desktop.
- In the **Project Navigator** window choose **File** → **New Project** and click on the **OK** button.




When the **New Project** window appear, in project name window type **AND_OR3**. In the **Project location** box type C:\Xilabs. In Device Family box choose: Xilinx 9500 CPLD's. In Device box choose: XC95108 PC84, in Synthesis Tool box choose: XST VHDL then, click on **OK**. The new project is now created and you should see a window like this:

14




5. Click on the Project – New Source. Choose Schematic and type the in the File Name box: AND_OR3. You should see the following screen.




Click on the NEXT, then on FINISH After this you main window should be updated and Schematic Editor should be displayed.

- 6 Press F2 or from Schematic Editor Menu select Add-Symbol, the symbol window will appear.
- In **Libraries/Directories** window choose: C:\Xilinx_WebPACK\xc9000\data\symbol\L OGIC.LIB
- In Symbols window choose: And3
- Move the mouse pointer to any place on Schematic Editor and click the left mouse button. The icon of the three-input AND gate should be placed on the schematic.




This is how the Schematic Editor window should look after placing the three input AND gate. (The Zoom function may be used to enlarge the window).




Using this same technique, place a three-input OR gate.

7) Add input buffers and output buffers, connect them with appropriate inputs and outputs to each gate.


The Schematic Editor should look like this:



- 8) Add names for each node:
 - Press F4
 - Enter the Net Name: A
 - Press ENTER
 - Place the "A" symbol in front of the little square box of input node of BUF





- 9) Using this same technique name all input nodes A,B,C,D,E, F and output nodes X,Y.
- 10) Add inputs and outputs:
 - Press ALT+M
 - Choose Input
 - Place the input symbol on node names : A,B,C,D,E,F
 - Choose Output
 - Place the output symbol on node names : X,Y



- 11) Save the schematic by clicking on the "floppy drive" icon, close the Schematic Editor.
- 12). Designate inputs and outputs to CPLD pins
 Open USER CONSTRAINS PIN ASSIGNMENT CHIP VIEWER by clicking on "plus" sign next to Design
 Entry Utilities:







A,B,C,D,E,F to I/O pins: 11,7,6,4,3,2 and output symbols: X,Y to I/O pins 44,35

Drag input symbols:


After completing this step you should see following window:

Exit PIN ASSIGNMENT CHIP VIEWER.

- 13) In the Processes for Current Sources window click on the -Synthesize
- С


symbol in front of:

- -Implement Design
- -Create Programming File
- 14) After successfully completing the above steps, lunch the JTAG programmer by double clicking on the Launch JTAG Programmer icon.




Make sure that the PLDT-1 Board is powered and connected to your computer is parallel port . In the JTAG Programmer window, choose Output →Cable Auto Connect.

In the Programmer window you should see following:



16) In the Programmer window choose Program from the Action menu. The following window will appear: To load the program into the CLPD click OK.



- When the download is finished, click on the **OK** button in the **Operation Status** sub-window to go back to the JTAG Programmer window. Then, choose **File** → **Exit**. At the message sub-window prompt, select **Yes**. In the **Save As** sub-window, click on **Yes** to save the JEDEC file and return to the Project Manager window.
- 18). Run the program on your PLDT-1 board and fill in the following truth-tables by using the switches for inputs and the LEDs for output. Remember to insert appropriate jumpers in connector block "HD7".

Truth-Table for 3-Input AND Gate

| A | В | C | $\mathbf{X} = \mathbf{A} \bullet \mathbf{B} \bullet \mathbf{C}$ |
|---|---|---|---|
| 0 | 0 | 0 | |
| 0 | 0 | 1 | |
| 0 | 1 | 0 | |
| 0 | 1 | 1 | |
| 1 | 0 | 0 | |
| 1 | 0 | 1 | |
| 1 | 1 | 0 | |
| 1 | 1 | 1 | |

Truth-Table for 3-Input OR Gate


| A | В | C | $\mathbf{Y} = \mathbf{A} + \mathbf{B} + \mathbf{C}$ |
|---|---|---|---|
| 0 | 0 | 0 | |
| 0 | 0 | 1 | |
| 0 | 1 | 0 | |
| 0 | 1 | 1 | |
| 1 | 0 | 0 | |
| 1 | 0 | 1 | |
| 1 | 1 | 0 | |
| 1 | 1 | 1 | |

19) Do not forget to remove all jumpers (shorting bars) from connector block "HD7". In fact, it is a good practice to do this at the end of every experiment.

6.3 CPLD EXPERIMENT: ASYNCHRONOUS (RIPPLE) COUNTER

The objective of this experiment is to gain familiarity with the use of WebPack Xilinx software by designing and implementing an asynchronous counter using JK flip-flops (FFs).

In an asynchronous counter, the output of each FF serves as the CLK input signal for the next FF. The name asynchronous comes from the fact that all the FFs do not change states at the same time. After each clock, change "ripples down" the chain of FFs, which is why they also are called ripple counters.




The clock pulses applied to CLKIN are generated by the PULSE switch.

| C | В | Α | NUMBER OF |
|---|---|---|-----------|
| | | | PULSES |
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 2 |
| 0 | 1 | 1 | 3 |
| 1 | 0 | 0 | 4 |
| 1 | 0 | 1 | 5 |
| 1 | 1 | 0 | 6 |
| 1 | 1 | 1 | 7 |

PROCEDURE:

- 1. Following a described in the previous experiment
 - -Create new project: ASY COU
 - create the schematic in "Schematic Editor"
 - Assign the inputs INPUT and RES to pins 74 and 72 respectively. Assign LED 9, LED 10 and LED 11 to display the outputs A, B, and C (A = pin 35, B = pin 36, and C = pin 37).

After those steps the schematic should look like the following:




- 2) Using the techniques described in the previous experiment, download the program to the PLDT3 board.
- 3). When the download is finished, click on the **OK** button in the **Operation Status** sub-window to go back to the JTAG Programmer window. Then, choose **File** → **Exit**. At the message sub-window prompt, select **Yes**. In the **Save As** sub-window, click on **Yes** to save the JEDEC file and return to the Project Manager window.
- 4). Using the jumper wires connect pin #74 on "HD2" to "T2", switch "S1" will be used as a clock generator. Connect pin #72 on "HD2" to "T4", switch "S2" will be used as a reset switch.
- Run the program on your PLDT3 board and fill in the following truth-tables by using the "S1" switch for clock and the LEDs for output, for resetting the circuit use switch "S2".

Truth-Table for 3-bit Asynchronous Counter

| L ED1 | L ED2 | LE D3 | PULSE SWITCH |
|----------|----------|----------|-----------------|
| EDI | ED2 | <u> </u> | SWITCH |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |
| | | | |

Appendix A

INSTALATION PROCEDURE FOR WEBPACK XILINX SOFTWARE



Back 197 * Stop Search Favorites History Edit Address 🐔 http://wv ▼ &Go Address <equation-block> http://www.xilinx.com/webpack/index.html Links 🎉 Customize L Links 💋 Customize Links 💋 Internet Start 💆 Microsoft 👰 Windows 👰 AltaVista 💋 Google 🙋 Won 💋 Flight Simulator 2000 XILIN Products XILINX Choose 9500 Downlo Design only Legend Pri
Included Modules Design Type: CPLD Design ▶ CPLD Design All Xilinx CPLD Devices -9500 Design

CoolRunner Design Only

| Home | Products | Support | Education | Purchase | Contact | Search | | Devices | Design Tools | Intellectual Property | System Solutions | Literature | _ B ×

-CoolRunner Design

Internet

Optional Tools:

MXE Simulator StateC AD HDL Bencher

☐ Chip Viewer

FPGA Design

Design Modules

Design Entry 9500 Fitter

FPGA Fitter

JTAG Prog.

_ B ×

for Xilinx software. Or type in your browser: www.xilinx.com/sxpresso/ webpack.htm Register, if you have already registered click on Download.

> Click on Design Configuration

javascript:merge(2)

nx.com/webpack/index.html - Microsoft Internet Explorer


Favorites

Edit <u>V</u>iew


Legal Information Privacy Policy

http://www.xilinx.com/webpack/index.html - Microsoft Internet Explorer

Tools Help



Click on select configuration.
The program will select the modules needed for designing and programming the CPLD 9500



You can edit the selection, but should not remove required modules.
After you finish, click on Download.

The Download Manager will show up and guide you through the download process. After downloading install all modules.

