

# TECHNICAL USER'S MANUAL FOR:

# SmartModule SM520PC



Nordstrasse 11/F CH- 4542 Luterbach Tel.: ++41 (0)32 681 58 00 Fax: ++41 (0)32 681 58 01 Email: support@digitallogic.com Homepage: <u>http://www.digitallogic.com</u>

### COPYRIGHT © 1999-2003 BY DIGITAL-LOGIC AG

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, in any form or by any means, electronic, mechanical, optical, manual, or otherwise, without the prior written permission of DIGITAL-LOGIC AG.

The software described herein, together with this document, are furnished under a license agreement and may be used or copied only in accordance with the terms of that agreement.

#### ATTENTION:

All information in this manual and the product are subject to change without prior notice.

### **REVISION HISTORY:**

ProdSerialnumber:	Product	BIOS	Doc.	Date/Vis:	Modification:
From: To:	Version	Version	Version		Remarks, News, Attention:
			V0.9	02.2003 KUF	Initial Version
	V1.0		V1.0	05.2003 KUF	Revised Version, Preliminary
	V1.1	1.26	V1.1	05.2003 DAR	

### **PRODUCT REGISTRATION:**

Please register your product under:

http://www.digitallogic.com -> SUPPORT

After registration, you will receive driver & software updates, errata information, customer information and news from DIGITAL-LOGIC AG products automatically.

# Table of Contents

1	PRI		. 5
	1.1	How to use this manual	. 5
	1.2	Trademarks	. 5
	1.3	Disclaimer	
	1.4	Who should use this product	
	1.5	Recycling Information	5
	1.6	SMART Support Request Form (SMART-SRF)	. 6
	1.7	smart DesignIn Center (smart – DIC)	7
	1.8	Limited Warranty	. 8
	1.9	Sample Design Schematics	. 8
2		ERVIEW	0
2			
	2.1	Features	
	2.2	Unique Features	
	2.3	SM520PC block diagram	
	2.4	Specifications.	
	2.5	Ordering Codes	
	2.6	BIOS History	
	2.7	This product is "YEAR 2000 CAPABLE"	14
	2.8	Related Application Notes	14
	2.9	SM520PC Incompatibilities to a standard PC/AT	15
	2.10	The smartModule520PC thermoanalysis	17
3	PC	FUNCTIONAL DESCRIPTION	12
J	3.1	Interrupt Controllers	-
	3.2	PCI Devices and Definitions	
	3.2 3.3	Timers and Counters	
	<b>3.3</b> .		
	3.3.2	•	
	3.3.2		
	3.4	BIOS	
	<b>3.4</b>		
	3.4. 3.4.2		
	3.4.2		
	3.5 3.5	CMOS RAM Map	
	3.5	EEPROM saved CMOS Setup	
	3.7	Download the VGA-BIOS and the CORE-BIOS	
	3.8	Memory	
	<b>3.0</b> 3.8.1		
	3.8.2		
	3.9	BIOS Data Area Definitions	
	3.10	VGA, LCD	
	3.10		54
	3.10		
	3.10		
	3.10		
	3.10		
	3.10	5	
	3.10		
	3.10 3.11	The Special Function Interface (SFI)	
	3.11		
	3.11 3.12	Remote function	
	3.12	Remote Features	
	3.13		
	3.13		
	3.13		
	<b>3.14</b>	Watchdog Control	
	5.14		<b>-</b> +

4	DESCRIPTION OF THE JUMPERS	65
5	LED CRITERIONS:	66
Ŭ	5.1 2 Power / control LEDs on the SM520PC	. 66
6	DESIGNIN WITH THE SMARTMODULE	67
U	6.1 Mechanical Dimensions SM520PC	
	6.1.1 Mechanical PCB Pad Dimensions on the Carrier-Board	. 68
	6.1.2 PCB to SM520PC height	
	6.1.3 Mechanical Dimensions of the PCB, plug	
	6.1.4 Mechanical Dimensions of the SM520PC, receptacle	
	6.2 SM520PC uses signals on the smart480 bus	
	6.3 LCD Interface Signaldefinition	
	6.4 CRT Monitor Signaldefinition	
	6.5 Connector Specifications	
	6.6 Thermal Specifications	. 80
7	DESIGNIN BLOCK SCHEMATICS	81
	7.1 The Chipsset ELAN520 from AMD	. 82
	7.1.1 Architecture overview	. 82
	7.1.2 DRAM Interface	. 83
	7.1.3 PCI Interface	
	7.1.4 PCI Bus Signals	
	7.1.5 Design Considerations	
	7.1.6 PCI Signal Descripitons	
	<ul> <li>7.2 Powermanagement</li> <li>7.3 Clocks</li> </ul>	
	7.3 Clocks	
	7.5 PCI Bus Signals	
	7.6 ISA/EIO Signals	
	7.7 USB Interface	
	7.8 IDE Interface	
	7.9 BIOS to Flash Memory Interface	. 91
0	ELAN520'S – BIOS	
8	ELANJ20 3 - BIU3	91
9	SAMPLES SCHEMATICS SMXXPC- DK	91
10	) INDEX	96

# 1 PREFACE

This manual is for integrators and programmers of systems based on the smartModule-520PC system on chip family. It contains information on hardware requirements, interconnections, and details of how to program the system. The specifications given in this manual were correct at the time of printing; advances mean that some may have changed in the meantime.

### 1.1 <u>How to use this manual</u>

This manual is written for the original equipment manufacturer (OEM) who plans to build computer systems based on the system on chip units. It provides instructions for designing, installing and configuring the unit, and describes the system and setup requirements.

# 1.2 <u>Trademarks</u>

Chips & Technologies MICROSPACE, MicroModule DOS Vx.y, Windows PC-AT, PC-XT NetWare Ethernet DR-DOS, PALMDOS ROM-DOS SuperState R DIGITAL-LOGIC AG Microsoft Inc. IBM Novell Corporation Xerox Corporation Digital Research Inc. / Novell Inc. Datalight Inc.

# 1.3 <u>Disclaimer</u>

DIGITAL-LOGIC AG makes no representations or warranties with respect to the contents of this manual and specifically disclaims any implied warranty of merchantability or fitness for any particular purpose. DIGITAL-LOGIC AG shall under no circumstances be liable for incidental or consequential damages or related expenses resulting from the use of this product, even if it has been notified of the possibility of such damage. DIGITAL-LOGIC AG reserves the right to revise this publication from time to time without obligation to notify any person of such revisions

### 1.4 <u>Who should use this product</u>

- Electronic engineers with know-how in PC-technology.
- Without electronic know-how we expect you to have questions. This manual assumes, that you have a general knowledge of PC-electronics.
- Because of the complexity and the variability of PC-technology, we can't give any warranty that the product will work in any particular situation or combination.
- Pay attention to the electrostatic discharges. Use a CMOS protected workplace.
- Power supply OFF when you are working on the board or connecting any cables or devices.

# This is a high technology product. You need know-how in electronics and PC-technology to install the system !

# 1.5 <u>Recycling Information</u>

### Hardware:

- Print:	epoxy with glass fiber wires are of tin-plated copper
- Components:	ceramics and alloys of gold, silver check your local electronic recycling

# 1.6 <u>SMART Support Request Form (SMART-SRF)</u>

1. Send this SRF with your problem description to:

DIGITAL-LOGIC AG smartModule DesignIn Center Nordstr. 11/F CH-4542 Luterbach (SWITZERLAND) Fax: ++41 32 681 58 01 E-Mail: support@digitallogic.com Internet www.digitallogic.com

Support request form (fill in and send via fax to DIGITAL-LOGIC AG support center):

SRF No:	S118	Date:	
		Customer company:	
Customer Name:			
Customer Tel.No.:		Customer E-Mail:	
Customers Address:		Customers Country:	
SMART type:	SM520PC	processing date:	
Request type:	Support Report:	Operating System:	
	DesignIn Aid:	OS Version:	V
	BIOS Adaption:	BIOS Version:	V
	Manual Correction:		
	others:		

Problem description:

Solution / Answer (will be filled in by DIGITAL-LOGIC AG SMART DesignIn center):

Support date:			Support statistics:	
Support sign:			Comment:	
Support cost:	yes	no	Offered costs for serving design support:	CHF/USD/DEM:
DesignIn No.:			Effective time / costs:	

# 1.7 <u>smart DesignIn Center (smart – DIC)</u>

DIGITAL-LOGIC AG offers a DesignIn support from a specialized engineering group in the SMART DesignIn Center (SMART – DIC). To initialize a DesignIn Support, please fill in the SMART-SRF form. The DesignIn Support can be offered in each phase of a DesignIn procedure. Only the ordered support value will be charged. The charge fees are as follow:

Design Phase	No.	Support type	Fee	Charged
Evaluation	01	Consultation	CHF 200	per hour
	02	Training	CHF 200	per hour
	03	Design of the customers specification	CHF 150	per hour
Schematics	10	Consultation	CHF 200	per hour
Concinatios	11	Design of the schematics	CHF 150	per hour
	12	Review / Inspection of customers schematics	CHF 300	per sheet
	13	Development of circuits / schematics	CHF 200	per hour
Layout	20	Consultation	CHF 200	per hour
Layout	21	Design of the layout	CHF 150	per hour
	22	Review / Inspection of customers layout	CHF 300	per sheet
23		Development of circuits / layout	CHF 200	per hour
BIOS	30	Consultation	CHF 200	per hour
5100	31	Modification / Test of the BIOS sourcecode	CHF 1500	per day
	32	Review / Inspection of customers software	CHF 300	per hour
	33	Development of software	CHF 200	per hour
Prototype	40	Consultation	CHF 200	per hour
	41	Test of customers system	CHF 1200	per day
	42	Review / Inspection of customers system	CHF 300	per hour
	43	Development of test entvironment	CHF 200	per hour

All costs are payable in advance.

## 1.8 <u>Limited Warranty</u>

DIGITAL-LOGIC AG warrants the hardware and software products it manufactures and produces to be free from defects in materials and workmanship for one year following the date of shipment from DIGITAL-LOGIC AG, Switzerland. This warranty is limited to the original purchaser of product and is not transferable.

During the one year warranty period, DIGITAL-LOGIC AG will repair or replace, at its discretion, any defective product or part at no additional charge, provided that the product is returned, shipping prepaid, to DIGITAL-LOGIC AG. All replaced parts and products become property of DIGITAL-LOGIC AG.

#### Before returning any product for repair, customers are required to contact the company.

This limited warranty does not extend to any product which has been damaged as a result of accident, misuse, abuse (such as use of incorrect input voltages, wrong cabling, wrong polarity, improper or insufficient ventilation, failure to follow the operating instructions that are provided by DIGITAL-LOGIC AG or other contingencies beyond the control of DIGITAL-LOGIC AG), wrong connection, wrong information or as a result of service or modification by anyone other than DIGITAL-LOGIC AG. Neither, if the user has not enough knowledge of these technologies or has not consulted the product manual or the technical support of DIGITAL-LOGIC AG and therefore the product has been damaged.

Except, as expressly set forth above, no other warranties are expressed or implied, including, but not limited to, any implied warranty of merchantability and fitness for a particular purpose, and DIGITAL-LOGIC AG expressly disclaims all warranties not stated herein. Under no circumstances will DIGITAL-LOGIC AG be liable to the purchaser or any user for any damage, including any incidental or consequential damage, expenses, lost profits, lost savings, or other damages arising out of the use or inability to use the product.

# 1.9 <u>Sample Design Schematics</u>

DIGITAL-LOGIC AG offers all schematics as a design guide only. DIGITAL-LOGIC AG assumes no responsibility for final system design. It is also assumed, that the designer has the reference manual of the ELAN520 (AMD) chip, the programmers reference from the ELAN520 chip. DIGITAL-LOGIC AG assumes, that the designer of a smartModule-520PC design, has the knowledge of designing ISA based PC architecture.

# 2 OVERVIEW

# 2.1 Features

The smartModule-520PC is a miniaturized PC system on chip unit incorporating the major elements of a PC/AT compatible computer. It includes standard PC/AT compatible elements, such as:

- Powerfull X86 with 133MHz clock
- BIOS ROM
- SODIMM socket for 16 128MB
- Timers
- DMA
- Real-time clock
- 2k EEPROM
- LPT1
- COM1, COM2
- Speaker interface
- AT-keyboard interface
- PS/2 mouse interface
- Floppydisk interface
- ATA-IDE harddisk interface channels
- VGA/LCD video controller
- Embedded smartBUS480
- 3.3V power supply (switched mode)

# 2.2 Unique Features

- EEPROM for setup and configuration
- UL approved parts
- 2x USB
- Option: LAN 100/10Base-T as an assemblyoption PCX

# 2.3 SM520PC block diagram



# 2.4 <u>Specifications</u>

CPU:					
С	PU:	ELAN520 133MHz from AMD			
Μ	lode:	Real / Protected			
	ompatibility:	8086 - 80386			
	. Level Cache:	16 & 16kByte write-back			
W	/ord Size:	32 Bits			
	hysical Addressing:	32 lines			
	irtual Addressing:	128 Mbytes			
C	lock Rates:	133 MHz selectable			
Math. Co	oprocessor:				
		Available on the CPU -			
Power M	lanagement:				
a	vailable	Defined by the BIOS			
DMA:					
82	237A comp.	2 channels 8 Bits			
Interrupt	ts:				
82	259 comp.	8 + 2 levels PC compatible			
Timers:					
82	254 comp.	3 programmable counter/timers			
Memory	•				
D	RAM	SODIMM32Bit 144pin holder (16 – 128Mbyte) 32Bit BUS ! external expandable up to 256Mbyte			
Video:					
C	ontroller:	69000 PCI-BUS CRT: 2Mbyte LCD: up to 1024 x 768 x 256 colors Panel: TFT 24Bit, STN, EL Plasma			
Mass Ste	orage:				
FI	D:	Floppy disk interface, for max. 2 floppy			
	D:	IDE interface, AT - Type, for max. 2 harddisks			
FI	lashdisk	Optional: 2Mbyte with FFS, onmodule expandable up to 8MByte			

Serial:	Device Name	FIFO	Std IRQs	Addr.	Signals:	Remarks
	COM1	yes	IRQ4	3F8		
	COM2	yes	IRQ3	2F8		
	(Baudrates					
Parallel:				des: SP	P (output) , I	EPP ( bidir.)
Keyboard:	AT- or PS/2	2-keybo	bard			
Mouse:	PS/2					
Speaker:	0.1 W outp					
RTC:	-		PIIX4 V	with CIVIC	DS-RAM 256	byte
Backup current:	<5 µA at 3					
Battery:	Not assem	bled				
ervisory:						
Watchdog:	LTC1232 w	ith pov	ver-fail c	letection	, strobe time	max. 1 sec.
S:						
ISA:	IEEE-996 s	standar	d bus			
Clock:	8 MHz					
PC/104plus	IEEE-996 s	tandar	d bus, b	uffered		
Clock:	8 MHz defi					
USB	2 Channels	;				
DRAM	SDRAM 32	Bit !				
ver Supply:						
Working:	5 Volts $\pm$ 5	%. 3.3∖	/ onboa	d switch	mode regul	ator
Power Rise Time:	> 100µs (0)					
		<u> </u>	,			
vsical Characteristics:						
Dimensions:	Length:			+/- 0.1n		
	Depth:			+/- 0.1n		h
	Height:		16 mm	+/-021	nm (with 5n	nm bus connectors)
				0.2	,	,
Weight:	90 gr / 9 ou	inces			, ,	
Weight: PCB Thickness:	90 gr / 9 ou 1.6 mm / 0.				、 	
PCB Thickness:	1.6 mm / 0.					
PCB Thickness: PCB Layer: erating Environment:	1.6 mm / 0. Multilayer	0625 ir	nches no		、 	
PCB Thickness: PCB Layer: PCB Layer: PCB Layer: PCB Layer: PCB Layer: PCB Thickness: PCB Thickness: PCB Thickness: PCB Thickness: PCB Thickness: PCB Thickness: PCB Layer: PCB Layer: PCB Layer: PCB Layer: PCB Layer:	1.6 mm / 0. Multilayer	0625 ir	nches no		、 	
PCB Thickness: PCB Layer: erating Environment: Relative Humidity: Vibration:	1.6 mm / 0. Multilayer 5 - 90% nc 5 to 2000 H	0625 ir	nches no		、 	
PCB Thickness: PCB Layer: PCB Layer: PCB Layer: PCB Layer: PCB Layer: PCB Thickness: PCB Thickness: PCB Thickness: PCB Thickness: PCB Thickness: PCB Thickness: PCB Layer: PCB Layer: PCB Layer: PCB Layer: PCB Layer:	1.6 mm / 0. Multilayer	0625 ir on cond Iz	lensing Standa	ominal	n 133MHz: -	25°C to +70 <b>###</b> C 0°C to +85°C T.B.D

### EMI / EMC (IEC1131-2 refer MIL 461/462):

ESD Electro Static Discharge:	IEC 801-2, EN55101-2, VDE 0843/0847 Part 2 metallic protection needed separate Ground Layer included 15 kV single peak		
REF Radiated Electromagnetic Field:	IEC 801-3, VDE 0843 Part 3, IEC770 6.2.9. not tested		
EFT Electric Fast Transient (Burst):	IEC 801-4, EN50082-1, VDE 0843 Part 4 250V - 4kV, 50 ohms, Ts=5ns Grade 2: 1KV Supply, 500 I/O, 5Khz		
SIR Surge Immunity Requirements:	IEC 801-5, IEE Supply: I/O: FD, CRT:	E587, VDE 0843 Part 5 2 kV, 6 pulse/minute 500 V, 2 pulse/minute none	
High-frequency radiation:	EN55022		

Any information is subject to change without notice.

# 2.5 <u>Ordering Codes</u>

SM520PC	smartModule520PC, 133MHz, Video, 0MByte
SM520PCX	smartModule520PC, 133MHz, Video, LAN, 0Mbyte
SM520PCN	smartModule520PC, 133MHz, no Video, no LAN, 0MByte
SMxxPC-DK-32	smartModulexxPC Development-Kit with 32Mbyte DRAM

## 2.6 BIOS History

Version:	Date:	Status:	Modifications:
1.26	2003	Serieproduction	Inside-BIOS

# 2.7 This product is "YEAR 2000 CAPABLE"

This DIGITAL-LOGIC product is "YEAR 2000 CAPABLE". This means, that upon installation, it accurately stores, displays, processes, provides and/or receives date data from, into, and between 1999 and 2000, and the 20. and 21. centuries, including leap year calculations, provided that all other technology used in combination with said product properly exchanges date data with it. DIGITAL-LOGIC makes no representation about individual components within the product should be used independently from the product as a whole. You should understand that DIGITAL-LOGIC has verified that an DIGITAL-LOGIC product is "YEAR 2000 CAPABLE" means only that DIGITAL-LOGIC has verified that the product as a whole meets this definition when tested as a stand-alone product in a test lab, but does not mean that DIGITAL-LOGIC has verified that the product is "YEAR 2000 CAPABLE" as used in your particular situation or configuration. DIGITAL-LOGIC makes no representation about individual components, including software, within the product should they be used independently from the product as a whole.

DIGITAL-LOGIC customers use DIGITAL-LOGIC products in countless different configurations and in conjunction with many other components any systems, and DIGITAL-LOGIC has no way to test whether all those configurations and systems will properly handle the transition to the year 2000. DIGITAL-LOGIC encourages its customers and others to test whether their own computer systems and products will properly handle the transition to the year 2000.

The only proper method of accessing the date in systems is indirectly from the Real-Time-Clock via the BIOS. The BIOS in DIGITAL-LOGIC computerboards contains a century checking and maintenance feature the checks the laest two significant digits of the year stored in the RTC during each BIOS request (INT 1A) to read the date and, if less than '80' (i.e. 1980 is the first year supported by the PC), updates the century byte to '20'. This feature enables operating systems and applications using BIOS date/time services to reliably manipulate the year as a four-digit value.

# 2.8 Related Application Notes

#	Description

➔ Application Notes re available at <u>http://www.digitallogic.com</u> ->support, or on any Application CD from DIGITAL-LOGIC.

# 2.9 <u>SM520PC Incompatibilities to a standard PC/AT</u>

- only 4 DMA channels (DMA 0 3)
- no BUS-master signal
- only 11 IRQ lines available

The smart480 bus , the future upgrade path

DIGITAL-LOGIC produces different smartmodules using the smart480 bus. Since each module has some unique features, the integrator must use this signals carefully, if he likes to upgrade lateron with another module with a higher performance.

The following performance will be available:



CPU	486SX (ELAN400)	520PC	Pentium I	Pentium III
CPU-Clock	33-99Mhz	133Mhz	166-266Mhz	400-700Mhz
Power consumption	3 - 4 Watts	3 – 5 Watts	5 – 7 Watts	7 – 9 Watts
Standard functions				
DRAM Expansion	32Bit	32Bit	64Bit	64Bit
Keyboard & Mouse	yes	yes	yes	yes
COM1	yes	yes	yes	yes
COM2	yes	yes	yes	yes
Floppydisk	yes	yes	yes	yes
LPT1	yes	yes	yes	yes
Prim-DIE	yes	yes	yes	yes
Sec-DIE	no	yes	yes	yes
ISA-Bus	yes	yes	yes	yes
CRT-VGA Signals	yes	yes	yes	yes
LCD 24Bit	yes	yes	yes	yes
Unique functions:				
PCCard	yes	no	no	no
LAN	yes	no	no	no
PCI-Bus	no	yes	yes	yes
Keymatrix	yes	no	no	no
1/4VGA LCD	yes	no	no	no
36Bit LCD Extension	no	yes	yes	yes
USB Interface	no	no	yes	yes
COM3	yes	no	no	no
ZV-Port	no	no	no	no

# 2.10 <u>The smartModule520PC thermoanalysis</u>

DIGITAL-LOGIC provides a set of thermal images, made after 120min operating in a typical applications.



SM520PC Version 1.1 (run: MSDOS EDIT) Time: > 120 min.

# 3 **PC** FUNCTIONAL DESCRIPTION

### 3.1 <u>Interrupt Controllers</u>

An 8259A compatible interrupt controller, within the TX chipset, provides seven prioritized interrupt levels. Of these, several are normally associated with the board's onboard device interfaces and controllers, and several are available on the AT expansion bus.

Interrupt:	Sources:	onboard used:
IRQ0	ROM-BIOS clock tick function, from timer 0	yes
IRQ1	Keyboard controller output buffer full	yes
IRQ2	Used for cascade 2. 8259	yes
IRQ3	COM2 serial port	yes
IRQ4	COM1 serial port	yes
IRQ5	LPT2 parallel printer (if present)	no *
IRQ6	Floppy controller	yes
IRQ7	LPT1 parallel printer	yes
IRQ8	Battery backed clock	yes
IRQ9	Free for user	no *
IRQ10	Free for user	no *
IRQ11	Free for user	no *
IRQ12	PS/2 mouse	yes
IRQ13	Math. coprocessor	yes
IRQ14	Harddisk IDE / SCSI	yes
IRQ15	Free for user	no *

- \* It may depends on the LAN configuration

# 3.2 PCI Devices and Definitions

The following definitions for the peripherals corresponds with the BIOS:

Device:	IDSEL	PIRQ	REQ#	GNT#	Comment:
SLOT 1	AD20	A,B,C,D	0	0	
SLOT 2	AD21	B,C,D,A	1	1	
SLOT 3	AD22	C,D,A,B	2	2	
SLOT 4	AD23	D,A,B,C	3	3	
VGA Controller	AD20				
Option LAN-Controller	AD29	IRQ-A	0	0	
USB 82C861	AD26	IRQ-C	2	2	

# 3.3 <u>Timers and Counters</u>

### 3.3.1 Programmable Timers

An 8253 compatible timer/counter device is also included in the board's ASIC device. This device is utilized in precisely the same manner as in a standard AT implementation. Each channel of the 8253 is driven by a 1.190 MHz clock, derived from a 14.318 MHz oscillator, which can be internally divided in order to provide a variety of frequencies.

Timer 2 can also be used as a general purpose timer if the speaker function is not required.

#### Timer Assignment

Timer	Function
0	ROM-BIOS clock tick (18.2 Hz)
1	DRAM refresh request timing (15 µs)
2	Speaker tone generation time base

### 3.3.2 Battery backed clock (RTC)

An AT compatible date/time clock is located within the chipset. The device also contains a CMOS static RAM, compatible with that in standard ATs. System configuration data is normally stored in the clock chip's CMOS RAM in a manner consistent with the convention used in other AT compatible computers.

Connect an external Lithium battery of 3V to the RTC pin.

The battery-backed clock can be set by using the DIGITAL-LOGIC AG SETUP at boot-time.

Addresses:	70h = 71h =	Index register Data transfer register
RTC-Address MAP:	00 - 0F 10 - 3F 40 - 7F	Real time clock BIOS setup (Standard) Extended BIOS

With an external Lithium 3V- battery, the board is able to work over 10 years without replacing. The chip set consumes the following currents:

Typical battery current at 25°C : <5 µA

### 3.3.3 Watchdog

- The watchdog function is an implemented function of the ELAN520 and must be set/triggered by the application
- Activate the Wachtdog in the bios setup
- The watchdog is hardware triggered and will be activated also in case of a hanging system
- The watchdog is programmable between 0.5ms and 32sec
- The RESWDOG.CCP is a programming sample of how to do implement it into the customer's application. Any comments/explanations are integrated inside the file.

See also chapter 3.12

# 3.4 <u>BIOS</u>

### 3.4.1 <u>ROM-BIOS</u>

An EPROM with 8 Bit wide data access normally contains the board's AT compatible ROM-BIOS. The BIOS takes a 29C020 EPROM (or equivalent) device. The board's wait-state control logic automatically inserts four memory wait states in all CPU accesses to this (socket). The ROM-BIOS occupies the memory area from C0000H through FFFFFh; however, the board's ASIC logic reserves the entire area from C0000h through FFFFFh for onboard devices, so that this area is already usable for ROM-DOS and BIOS expansion modules.

Consult the appropriate address map for the MICROSPACE SM520PC ROM-BIOS.

#### 3.4.1.1 Standard BIOS ROM

DEVICE:	29C020 PLCC32	
MAP:	E0000 - FFFFFh C0000 - CBFFFh CC000 - CFFFFh	Core-BIOS, 256kB onboard soldered VGA BIOS from Chips & Technology 32kB or 44kB reserved

### 3.4.2 EEPROM Memory for Setup

The EEPROM is used for setup and configuration data, stored as an alternative to the CMOS-RTC. Optionally, the EEPROM setup driver may update the CMOS RTC, if the battery is running down and the checksum error would appear and stop the system. The capacity of the EEPROM is 2 kByte.

Organisation of the 2048Byte EEPROMs:

Address MAP:	Function:
0000h	CMOS-Setup valid (01=valid)
0001h	Keymatrix-Setup valid (01=valid)
0003h	Flag for DLAG-Message (FF=no message)
0010h-007Fh	Copy of CMOS-Setup data
0080h-00FFh	reserved for AUX-CMOS-Setup
0100h-010Fh	Serial-Number
0110h-0113h	Production date (year/day/month)
0114h-0117h	1. Service date (year/day/month)
0118h-011Bh	2. Service date (year/day/month)
011Ch-011Fh	3. Service date (year/day/month)
0120h-0122h	Booterrors (Autoincremented if any booterror occurs)
0123h-0125h	Setup Entries (Autoincremented on every Setup entry)
0126h-0128h	Low Battery (Autoincremented everytime the battery is low, EEPROM -> CMOS)
0129h-012Bh	Startup (Autoincremented on every poweron start)
0130h	Number of 512k SRAM
0131h	Number of 512k Flash
0132h/0133h	BIOS Version (V1.4 => [0132h]:= 4, [0133h]:=1)
0134h/0135h	BOARD Version (V1.5 => [0124h]:=5, [0125h]:=1)
0136h	BOARD TYPE ('M'=PC/104, 'E'=Euro, 'W'=MSWS, 'S'=Slot, 'C'=Custom)
0137h	CPU TYPE
	(01h=ELAN300/310, 02h=ELAN400, 03h=486SLC, 04h=486DX, 05h=P5).
0200h-03FFh	Keymatrix-Setup data
0200h-027Fh	Keymatrix Table
0400h-07FFh	Free for Customer's use

### 3.4.3 BIOS CMOS Setup

If wrong setups are memorized in the CMOS-RAM, the default values will be loaded after resetting the RTC/CMOS-RAM with the CMOS-RESET jumper. If the battery is down, it is always possible to start the system with the default values from the BIOS.

### WARNING:

On the next setup pages (switch with TAB) the values for special parameters are modifiable. Normally the parameters are set correctly by DIGITAL-LOGIC AG. Be very careful in modifying any parameter since the system could crash. Some parameters are dependent on the CPU type. The cache parameter is always available, for example. So, if you select too few wait states, the system will not start until you reset the CMOS-RAM using the RAM-Reset jumper, but the default values are reloaded. If you are not familiar with these parameters, do not change anything!

# 3.5 <u>CMOS RAM Map</u>

Systems based on the industry-standard specification include a battery backed Real Time Clock chip. This clock contains at least 64 bytes of non-volatile RAM. The system BIOS uses this area to store information including system configuration and initialization parameters, system diagnostics, and the time and date. This information remains intact even when the system is powered down.

The BIOS supports 128 bytes of CMOS RAM. This information is accessible through I/O ports 70h and 71h. CMOS RAM can be divided into several segments:

- Locations 00h 0Fh contain real time clock (RTC) and status information
- Locations 10h 2Fh contain system configuration data
- Locations 30h 3Fh contain System BIOS-specific configuration data as well as chipset-specific information
- Locations 40h 7Fh contain chipset-specific information as well as power management configuration parameters

The following table provides a summary of how these areas may be further divided.

Beginning	Ending	Checksum	Description
00h	0Fh	No	RTC and Checksum
10h	2Dh	Yes	System Configuration
2Eh	2Fh	No	Checksum Value of 10h - 2Dh
30h	33h	No	Standard CMOS
34h	3Fh	No	Standard CMOS - SystemSoft Reserved
40h	5Bh	Yes	Extended CMOS - Chipset Specific
5Ch	5Dh	No	Checksum Value of 40h - 5Bh
5Eh	6Eh	No	Extended CMOS - Chipset Specific
6Fh	7Dh	Yes	Extended CMOS - Power Management
7Eh	7Fh	No	Checksum Value of 6Fh - 7Dh

Location	Description
00h	Time of day (seconds) specified in BCD
01h	Alarm (seconds) specified in BCD
02h	Time of Day (minutes) specified in BCD
03h	Alarm (minutes) specified in BCD
04h	Time of Day (hours) specified in BCD
05h	Alarm (hours) specified in BCD
06h	Day of week specified in BCD
07h	Day of month specified in BCD
08h	Month specified in BCD
09h	Year specified in BCD
0Ah	Status Register A
	Bit 7 = Update in progress
	Bits 6-4 = Time based frequency divider
	Bits 3-0 = Rate selection bits that define the periodic in-
	terrupt rate and output frequency.
0Bh	Status Register B
	Bit 7 = Run/Halt
	0 Run 1 Halt
	Bit 6 = Periodic Timer
	0 Disable
	1 Enable Bit 5 = Alarm Interrupt
	0 Disable
	1 Enable
	Bit 4 = Update Ended Interrupt 0 Disable
	1 Enable
	Bit 3 = Square Wave Interrupt
	0 Disable 1 Enable
	Bit 2 = Calendar Format
	0 BCD
	1 Binary Bit 1 = Time Format
	0 12-Hour
	1 24-Hour
	Bit 0 = Daylight Savings Time 0 Disable
	1 Enable
0Ch	Status Register C
	Bit 7 = Interrupt Flag
	Bit 6 = Periodic Interrupt Flag
	Bit 5 = Alarm Interrupt Flag
	Bit 4 = Update Interrupt Flag
	Bits 3-0 = Reserved
0Dh	Status Register D
	Bit 7 = Real Time Clock 0 Lost Power
	1 Power
Continued	

Location	Description		
0Eh	CMOS Location for Bad CMOS and Checksum Flags		
	bit 7 = Flag for CMOS Lost Power		
	0 = Power OK		
	1 = Lost Power		
	bit 6 = Flag for CMOS checksum bad		
	0 = Checksum is valid		
	1 = Checksum is bad		
0Fh	Shutdown Code		
10h	Diskette Drives		
	bits 7-4 = Diskette Drive A		
	0000 = Not installed		
	0001 = Drive A = 360 K		
	0010 = Drive A = 1.2 MB		
	0011 = Drive A = 720 K		
	0100 = Drive A = 1.44 MB 0101 = Drive A = 2.88 MB		
	bits 3-0 = Diskette Drive B		
	0000 = Not installed		
	0001 = Drive B = 360 K		
	0010 = Drive B = 1.2 MB		
	0011 = Drive B = 720 K		
	0100 = Drive B = 1.44 MB		
	0101 = Drive B = 2.88 MB		
11h	Reserved		
12h	Fixed (Hard) Drives		
	bits 7-4 = Hard Drive 0, AT Type		
	0000 = Not installed		
	0001-1110 Types 1 - 14		
	1111 = Extended drive types		
	16-44. See location 19h.		
	bits 3-0 = Hard Drive 1, AT Type		
	0000 = Not installed 0001-1110 Types 1 - 14		
	0001-1110 Types 1 - 14 1111 = Extended drive types 16-44.		
	See		
	location 2Ah.		
	See the <i>Fixed Drive Type Parameters Table</i> in Chapter 2 for information on drive types 16-44.		
13h	Reserved		
Continued.			

onunuea...

Location	Description		
14h	Equipment		
	bits 7-6 = Number of Diskette Drives		
	00 = One diskette drive		
	01 = Two diskette drives		
	10, 11 = Reserved		
	bits 5-4 = Primary Display Type		
	00 = Adapter with option ROM 01 = CGA in 40 column mode		
	10 = CGA in 40 column mode		
	11 = Monochrome		
	bits 3-2 = Reserved		
	bit 1 = Math Coprocessor Presence		
	0 = Not installed		
	1 = Installed		
	bit 0 = Bootable Diskette Drive		
	0 = Not installed 1 = Installed		
15h			
15h	Base Memory Size (in KB) - Low Byte		
16h	Base Memory Size (in KB) - High Byte		
17h	Extended Memory Size in (KB) - Low Byte		
18h	Extended Memory Size (in KB) - High Byte		
19h	Extended Drive Type - Hard Drive 0		
	See the <i>Fixed Drive Type Parameters Table</i> in Chapter 2 for information on drive types 16-44.		
1Ah	Extended Drive Type - Hard Drive 1		
	See the <i>Fixed Drive Type Parameters Table</i> in Chapter 2 for information on drive types 16-44.		
1Bh	Custom and Fixed (Hard) Drive Flags		
	bits 7-6 = Reserved		
	bit 5 = Internal Floppy Diskette Controller		
	0 = Disabled		
	1 = Enabled		
	bit 4 = Internal IDE Controller		
	0 = Disabled 1 = Enabled		
	bit 3 = Hard Drive 0 Custom Flag		
	0 = Disable		
	1 = Enabled		
	bit 2 = Hard Drive 0 IDE Flag		
	0 = Disable		
	1 = Enabled		
	bit 1 = Hard Drive 1 Custom Flag 0 = Disable		
	1 = Enabled		
	bit 0 = Hard Drive 1 IDE Flag		
	0 = Disable		
	1 = Enabled		
Continued.			

Location	Description		
1Ch	Reserved		
1Dh	EMS Memory Size Low Byte		
1Eh	EMS Memory Size High Byte		
1Fh - 24h	Custom Drive Table 0		
	These 6 bytes (48 bits) contain the following data:		
	CylindersLanding Zone10 bitsWrite Precomp10 bitsHeads8 bits		
1Fh	Byte 0 bits 7-0 = Lower 8 Bits of Cylinders		
20h	Byte 1 bits 7-2 = Lower 6 Bits of Landing Zone bits 1-0 = Upper 2 Bits of Cylinders		
21h	Byte 2 bits 7-4 = Lower 4 Bits of Write Precompensation bits 3-0 = Upper 4 Bits of Landing Zone		
22h	Byte 3 bits 7-6 = Reserved bits 5-0 = Upper 6 Bits of Write Precompensation		
23h	Byte 4 bits 7-0 = Number of Heads		
24h	Byte 5 bits 7-0 = Sectors Per Track		
25h - 2Ah	Custom Drive Table 1 These 6 bytes (48 bits) contain the following data:		
	CylindersLanding Zone10 bitsWrite Precomp10 bitsHeads8 bits		
25h	Byte 0 bits 7-0 = Lower 8 Bits of Cylinders		
26h	Byte 1 bits 7-2 = Lower 6 Bits of Landing Zone bits 1-0 = Upper 2 Bits of Cylinders		
27h	Byte 2 bits 7-4 = Lower 4 Bits of Write Precompensation bits 3-0 = Upper 4 Bits of Landing Zone		
Continued	-		

Location	Description		
28h	Byte 3		
2011	bits 7-6 = Reserved bits 5-0 = Upper 6 Bits of Write Precompensation		
	Byte 4		
29h	bits 7-0 = Number of Heads		
	Byte 5		
2Ah	bits 7-0 = Sectors Per Track		
2Bh	Boot Password		
	bit 7 = Enable/Disable Password		
	0 = Disable Password 1 = Enable Password		
	bits 6-0 = Calculated Password		
2Ch	SCU Password		
	bit 7 = Enable/Disable Password		
	0 = Disable Password 1 = Enable Password		
	bits 6-0 = Calculated Password		
2Dh	Reserved		
2Eh	High Byte of Checksum - Locations 10h to 2Dh		
2Fh	Low Byte of Checksum - Locations 10h to 2Dh		
30h	Extended RAM (KB) detected by POST - Low Byte		
31h	Extended RAM (KB) detected by POST - High Byte		
32h	BCD Value for Century		
33h	Base Memory Installed		
	bit 7 = Flag for Memory Size 0 = 640KB		
	1 = 512KB		
	bits 6-0 = Reserved		
34h	Minor CPU Revision		
	Differentiates CPUs within a CPU type (i.e., 486SX vs 486 DX, vs 486 DX/2). This is crucial for correctly determining CPU		
	input clock frequency. During a power on reset, Reg DL holds		
0.5%	minor CPU revision.		
35h	Major CPU Revision		
	Differentiates between different CPUs (i.e., 386, 486, Pentium). This is crucial for correctly determining CPU input clock fre-		
	quency. During a power on reset, Reg DH holds major CPU		
36h	revision. Hotkey Usage		
	bits 7-6 = Reserved		
	bit 5 = Semaphore for Completed POST		
	bit 4 = Semaphore for 0 Volt POST (not currently used)		
	bit 3 = Semaphore for already in SCU menu bit 2 = Semaphore for already in PM menu		
	bit 1 = Semaphore for SCU menu call pending		
	bit 0 = Semaphore for PM menu call pending		
40h-7Fh	Definitions for these locations vary depending on the chipset.		

# 3.6 EEPROM saved CMOS Setup

The EEPROM has different functions, as listed below:

- Backup of the CMOS-Setup values.
- Storing system informations like: version, production date, customisation of the board, CPU type.
- Storing user/application values.

The EEPROM will be updated automatically after exiting the BIOS setup menu. The system will operate also without any CMOS battery. While booting up, the CMOS is automatically updated with the EEPROM values.

If the system hangs or a problem appears, the following steps must be performed:

- 1. Reset the CMOS-Setup (use the jumper to reset or disconnect the battery for at least 10 minutes).
- 2. Press Esc until the system starts up.
- 3. Enter the BIOS Setup:
  - a) load DEFAULT values
  - b) enter the settings for the environment
- c) exit the setup
- 4. Restart the system.
- The user may access the EEPROM through the INT15 special functions. Refer to the chapter SFI functions 3.11.1.
- The system information are read only information. To read, use the SFI functions.

# 3.7 Download the VGA-BIOS and the CORE-BIOS

#### Before downloading a BIOS, please check as follows:

- Select the SHADOW option in the BIOS, for a BIOS and VGA (if this option is available).
- Disable the EMM386 or other memory managers in the CONFIG.SYS of your bootdisk.
- Make sure, that the FLASH520.EXE programm and the BIOS to download are on the same path and directory!
- Boot the DOS without config.sys & autoexec.bat -> press "F5" while starting DOS boot.
- Is the empty diskspace, where the down.exe is located, larger than 64kB (for safe storage)
- Is the floppydisk not write-protected

### Start the downloading tool with:

CORE BIOS: FLASH520 xxxx.yyy

VGA BIOS: FLASH520 –V xxxx.yyy

The tool and the correspond bios are located on the product CD.

### 3.8 <u>Memory</u>

### 3.8.1 System Memory Map

The PENTIUM<sup>™</sup> CPU used as central processing unit on the MICROSPACE has a memory address space which is defined by 32 address bits. Therefore, it can address 1 GByte of memory. The memory address MAP is as follows:

### CPU Pentium

Address:	Size:	Function / Comments:
000000 - 09FFFFh	640 KBytes	Onboard DRAM for DOS applications
0A0000 - 0BFFFFh	128 KBytes	CGA, EGA, LCD Video RAM 128kB
0C0000 - 0CBFFFh	48 KBytes	VGA BIOS selected by the hardware
0CC000 - 0CFFFFh	16 KBytes	BIOS extensions selected by the hardware
0D0000 - 0D4000h	16 KBytes	free for user
0D4000 - 0D8000h	16 KBytes	free for user
0D8000 - 0DFFFFh	32 KBytes	free for user
0E0000 - 0EFFFFh	64 KBytes	Core BIOS selected by the chipset
0F0000 - 0FFFFFh	64 KBytes	Core BIOS selected by the chipset
100000 - 1FFFFFh	1 MByte	DRAM for extended onboard memory
200000 - FFFFFFh	14 MBytes	DRAM for extended onboard memory

### 3.8.2 System I/O map

The following table shows the detailed listing of the I/O port assignments used in the MICROSPACE board:

I/O Ad- dress	Read/Write Status	Description
0000h	R/W	DMA channel 0 address byte 0 (low), then byte 1
0001h	R/W	DMA channel 0 word count byte 0 (low), then byte 1
0002h	R/W	DMA channel 1 address byte 0 (low), then byte 1
0003h	R/W	DMA channel 1 word count byte 0 (low), then byte 1
0004h	R/W	DMA channel 2 address byte 0 (low), then byte 1
0005h	R/W	DMA channel 2 word count byte 0 (low), then byte 1
0006h	R/W	DMA channel 3 address byte 0 (low), then byte 1
0007h	R/W	DMA channel 3 word count byte 0 (low), then byte 1
0008h	R	DMA channel 0-3 status register bit 7 = 1 Channel 3 request bit 6 = 1 Channel 2 request bit 5 = 1 Channel 1 request bit 4 = 1 Channel 0 request bit 3 = 1 Terminal count on channel 3 bit 2 = 1 Terminal count on channel 2 bit 1 = 1 Terminal count on channel 1 bit 0 = 1 Terminal count on channel 0

I/O Ad- dress	Read/Write Status	Description
0008h	W	DMA channel 0-3 command register
		bit 7 = DACK sense active high/low
		0 low
		1 high
		bit 6 = DREQ sense active high/low
		0 low 1 high
		bit 5 = Write selection
		0 Late write selection
		1 Extended write selection
		bit 4 = Priority
		0 Fixed
		1 Rotating bit 3 = Timing
		0 Normal
		1 Rotating
		bit 2 = Controller enable/disable
		0 Enable
		1 Disable bit 1 = Memory-to-memory enable/disable
		0 Disable
		1 Enable
		bit 0 = Reserved
0009h	W	DMA write request register
000Ah	R/W	DMA channel 0-3 mask register
		bits 7-3 = Reserved
		bit 2 = 0 Clear bit
		1 Set bit bits 1-0 = Channel Select
		00 Channel 0
		01 Channel 1
		10 Channel 2
		11 Channel 3
00Bh	W	DMA channel 0-3 mode register
		bits 7-6 = 00 Demand mode
		01 Single mode
		10 Block mode 11 Cascade mode
		bit 5 = 0 Address increment select
		1 Address decrement select
		bit 4 = 0 Disable auto initialization
		1 Enable auto initialization bits 3-2 = Operation type
		00 Verify operation
		01 Write to memory
		10 Read from memory
		11 Reserved
		bits 1-0 = Channel select 00 Channel 0
		01 Channel 1
		10 Channel 2
		11 Channel 3

I/O Ad- dress	Read/Write Status	Description
000Ch	W	DMA clear byte pointer flip/flop
000Dh	R	DMA read temporary register
000Dh	W	DMA master clear
000Eh	W	DMA clear mask register
000Fh	W	DMA write mask register
0020h	W	Programmable Interrupt Controller - Initialization Command Word 1 (ICW1) provided bit 4 = 1 bits 7-5 = 000 Used only in 8080 or 8085 mode bit 4 = 1 ICW1 is used bit 3 = 0 Edge triggered mode 1 Level triggered mode bit 2 = 0 Successive interrupt vectors separated by 8 bytes 1 Successive interrupt vectors separated by 4 bytes
		bit 1 = 0 Cascade mode 1 Single mode bit 0 = 0 ICW4 not needed 1 ICW4 needed
0021h	W	Used for ICW2, ICW3, or ICW4 in sequential order af- terICW1 is written to port 0020h ICW2 bits 7-3 = Address A0-A3 of base vector address for interrupt controller bits 2-0 = Reserved (should be 000) ICW3 (for slave controller 00A1h) bits 7-3 = Reserved (should be 0000) bits 2-0 = 1 Slave ID ICW4 bits 7-5 = Reserved (should be 000) bit 4 = 0 No special fully nested mode 1 Special fully nested mode bits 3-2 = Mode 00 Non buffered mode 10 Buffered mode/slave 11 Buffered mode/slave 11 Buffered mode/master bit 1 = 0 Normal EOI 1 Auto EOI bit 0 = 0 8085 mode 1 8080 / 8088 mode

I/O Ad- dress	Read/Write Status	Description		
0021h	R/W	PIC master interrupt mask register (OCW1)		
		bit 7= 0Enable parallel printer interruptbit 6= 0Enable diskette interruptbit 5= 0Enable hard disk interruptbit 4= 0Enable serial port 1 interruptbit 3= 0Enable serial port 2 interruptbit 2= 0Enable video interruptbit 1= 0Enable kybd/pointing device/RTC interruptbit 0= 0Enable interrupt timer		
0021h	W	PIC OWC2 (if bits 4-3 = 0)		
		bit 7 = Reserved bits 6-5 = 000 Rotate in automatic EOI mode (clear) 001 Nonspecific EOI 010 No operation 011 Specific EOI 100 Rotate in automatic EOI mode (set) 101 Rotate on nonspecific EOI command 110 Set priority command 111 Rotate on specific EOI command bits 4-3 = Reserved (should be 00) bits 2-0 = Interrupt request to which the command applies		
0020h	R	PIC interrupt request and in-service registers programmed by OCW3         Interrupt request register         bits 7-0 = 0       No active request for the corresponding interrupt line         1       Active request for the corresponding interrupt line         1       Active request for the corresponding interrupt line         Interrupt in-service register         bits 7-0 = 0       Corresponding interrupt line not currently         1       Corresponding interrupt line is currently         1       Corresponding interrupt line is currently         1       Corresponding interrupt line is currently		
0021h	W	PIC OCW3 (if bit 4 = 0, bit 3 = 1) bit 7 = Reserved (should 0) bits 6-5 = 00 No operation 01 No operation 10 Reset special mask 11 Set special mask bit 4 = Reserved (should be 0) bit = Reserved (should be 1) bit 2 = 0 No poll command 1 Poll command 1 Poll command bits 1-0 = 00 No operation 01 Operation 10 Read interrupt request register on next read at port 0020 h 11 Read interrupt in-service register on next read at port		

I/O Ad- dress	Read/Write Status	Description				
0022h	R/W	Chipsset Register Address				
0023h	R/W	Chipsset Register Data				
0040h	R/W	Programmable Interrupt Time read/write counter 0, key- board controller channel 0				
0041h	R/W	Programmer Interrupt Timer channel 1				
0042h	R/W	Programmable Interrupt Timer miscellaneous register channel 2				
0043h	W	Programmable Interrupt Timer mode port - control word register for counters 0 and 2bits 7-0= Counter select 0000Counter 0 select 0101Counter 1 select 1010Counter 2 selectbits 5-4= 0001R / W counter, bits 0-7 only 1010R / W counter, bits 0-7 only 1111R / W counter, bits 0-7 first, then bits 8-15bits 3-1= Select mode 000000Mode 1 programmable one shot x10x11Mode 2 rate generator 				
0048h	R/W	Programmable interrupt timer				
0060h	R	Keyboard controller data port or keyboard input buffer				
0060h	W	Keyboard or keyboard controller data output buffer				
I/O Ad- dress	Read/Write Status	Description				
------------------	----------------------	---	--	--	--	--
0064h	R	Keyboard controller read status				
		bit 7 = 0 No parity error				
		1 Parity error on keyboard transmission				
		bit 6 = 0 No timeout				
		1 Received timeout bit 5 = 0 No timeout				
		1 Keyboard transmission timeout				
		bit 4 = 0 Keyboard inhibited				
		1 Keyboard not inhibited				
		bit 3 = 0 Data				
		1 Command bit 2 = System flag status				
		bit 1 = 0 Input buffer empty				
		1 Input buffer full				
		bit 0 = 0 Output buffer empty				
		1 Output buffer full				
0064h	W	Keyboard controller input buffer				
0070h	R	CMOS RAM index register port and NMI mask				
		bit 7 = 1 NMI disabled				
		bits 6-0 = 0 CMOS RAM index				
0071h	R/W	CMOS RAM data register port				
0080h	R / W	Temporary storage for additional page register				
0080h	R	Manufacturing diagnostic port (this port can access POST checkpoints)				
0081h	R / W	DMA channel 2 address byte 2				
0082h	R / W	DMA channel 2 address byte 2				
0083h	R / W	DMA channel 1 address byte 2				
0084h	R / W	Extra DMA page register				
0085h	R / W	Extra DMA page register				
0086h	R / W	Extra DMA page register				
0087h	R / W	DMA channel 0 address byte 2				
0088h	R / W	Extra DMA page register				
0089h	R / W	DMA channel 6 address byte 2				
008Ah	R / W	DMA channel 7 address byte 2				
008Bh	R / W	DMA channel 5 address byte 2				
008Ch	R/W	Extra DMA page register				
008Dh	R/W	Extra DMA page register				
008Eh	R/W	Extra DMA page register				
008Fh	R/W	DMA refresh page register				

I/O Ad- dress	Read/Write Status	Description			
00A0h - 00A1h are reserved for the slave programmable interrupt controller. The bit definitions are identical to those of addresses 0020h - 0021h except where indicated.					
00A0h	R / W	Programmable interrupt controller 2			
00A1h	R / W	Programmable interrupt controller 2 maskbit 7= 0Reservedbit 6= 0Enable hard disk interruptbit 5= 0Enable coprocessor execution interruptbit 4= 0Enable mouse interruptbit 3-2= 0Reservedbit 1= 0Enable redirect cascadebit 0= 0Enable real time clock interrupt			
00C0h	R / W	DMA channel 4 memory address bytes 1 and 0 (low)			
00C2h	R/W	DMA channel 4 transfer count bytes 1 and 0 (low)			
00C4h	R/W	DMA channel 5 memory address bytes 1 and 0 (low)			
00C6h	R/W	DMA channel 5 transfer count bytes 1 and 0 (low)			
00C8h	R/W	DMA channel 6 memory address bytes 1 and 0 (low)			
00CAh	R/W	DMA channel 6 transfer count bytes 1 and 0 (low)			
00CCh	R/W	DMA channel 7 memory address bytes 1 and 0 (low)			
00CEh	R/W	DMA channel 7 transfer count bytes 1 and 0 (low)			
00D0h	R	Status register for DMA channels 4-7bit 7= 1Channel 7 requestbit 6= 1Channel 6 requestbit 5= 1Channel 5 requestbit 4= 1Channel 4 requestbit 3= 1 Terminal count on channel 7bit 2= 1 Terminal count on channel 6bit 1= 1 Terminal count on channel 5bit 0= 1bit 0= 1			
00D0h	W	Command register for DMA channels 4-7			
		bit 7= 0DACK sense active low1DACK sense active highbit 6= 0DREQ sense active low1DREQ sense active high			
		bit 5 = 0 Late write selection 1 Extended write selection			
		bit 4 = 0 Fixed Priority 1 Rotating Priority bit 3 = 0 Normal Timing			
		1 Rotating Timing bit 2 = 0 Enable controller 1 Disable controller			
		bit 1 = 0 Disable memory-to-memory transfer 1 Enable memory-to-memory transfer			
		bit 0 = Reserved			

I/O Ad- dress	Read/Write Status	Description		
00D2h	W	Write request register for DMA channels 4-7		
00D4h	W	Write single mask register bit for DMA channels 4-7 bits 7-3 = 0 Reserved bit 2 = 0 Clear mask bit, 1 Set mask bit bits 1-0 = Channel select 00 Channel 4 01 Channel 5 10 Channel 6 11 Channel 7		
00D6h	W	Mode register for DMA channels 4-7 bits 7-6 = 00 Demand mode 01 Single mode 10 Block mode 11 Cascade mode bit 5 = 0 Address increment select 1 Address decrement select bit 4 = 0 Disable auto initialization 1 Enable auto initialization bits 3-2 = Operation type 00 Verify operation 01 Write to memory 10 Read from memory 11 Reserved bits 1-0 = Channel select 00 Channel 4 01 Channel 5 10 Channel 6 11 Channel 7		
00D8h	W	Clear byte pointer flip/flop for DMA channels 4-7		
00DAh	R	Read Temporary Register for DMA channels 4-7		
00DAh	W	Master Clear for DMA channels 4-7		
00DCh	W	Clear mask register for DMA channels 4-7		
00DEh	W	Write mask register for DMA channels 4-7		
00F0h	W	Math coprocessor clear busy latch		
00F1h	W	Math coprocessor reset		
00F2h - 00FFh	R/W	Math coprocessor		
0140h –	R/W	SCSI Controller if installed		
014Fh				
		h are reserved for use with a secondary hard drive. See or bit definitions.		
0170h	R/W	Data register for hard drive 1		
0171h	R	Error register for hard drive 1		
0171h	W	Precomposition register for hard drive 1		
1		Sector count - hard drive 1		

I/O Ad- dress	Read/Write Status	Description		
0173h	R/W	Sector number for hard disk 1		
0174h	R/W	Number of cylinders (low byte) for hard drive 1		
0175h	R/W	Number of cylinders (high byte) for hard drive 1		
0716h	R/W	Drive/head register for hard drive 1		
0177h	R	Status register for hard drive 1		
0177h	W	Command register for hard drive 1		
01F0h	R/W	Data register base port for hard drive 0		
01F1h	R	Error register for hard drive 0 Diagnostic mode bits 7-3 = Reserved bits 2-0 = Errors 0001 No errors 0010 Controller error 0011 Sector buffer error 0100 ECC device error 0101 Control processor error Operation mode bit 7 = Block 0 Bad block 1 Block not bad bit 6 = Error 0 No error 1 Uncorrectable ECC error bit 5 = Reserved bit 4 = ID 0 ID located 1 ID not located bit 2 = Command 0 Completed 1 Not completed bit 1 = Track 000 0 Not found 1 Found bit 0 = DRAM 0 Not found 1 Found (CP-3022 always 0)		
01F1h	W	Write precomposition register for hard drive 0		
01F2h	R/W	Sector count for hard disk 0		
01F3h	R/W	Sector number for hard drive 0		
01F4h	R/W	Number of cylinders (low byte) for hard drive 0		
01F5h	R/W	Number of cylinders (high byte) for hard drive 0		
		Continued		

I/O Ad- dress	Read/Write Status	Description			
01F6h	R/W	Drive/Head register for hard drive 0 bit 7 = 1 bit 6 = 0 bit 5 = 1 bit 4 = Drive select 0 First hard drive 1 Second hard drive bits 3-0 = Head select bits			
01F7h	R	Status register for hard drive 0bit 7= 1Controller is executing a commandbit 6= 1Drive is readybit 5= 1Write faultbit 4= 1Seek operation completebit 3= 1Sector buffer requires servicingbit 2= 1Disk data read completed successfullybit 1= Index (is set to 1 at each disk revolution)bit 0= 1Previous command ended with error			
01F7h	W	Command register for hard drive 0			
0200h - 020Fh	R/W	Game controller ports			
0201h	R/W	I/O data - game port			
0220h –	R/W	Soundport AD1816 reserved			
022Fh					
	s 0278h - 027A dresses 0378h	h are reserved for use with parallel port 2. See the bit defi- - 037Ah.			
0278h	R/W	Data port for parallel port 2			
0279h	R	Status port for parallel port 2			
0279h	W	PnP Address register (only for PnP devices)			
027Ah	R/W	Control port for parallel port 2			
02B0h – 02BFh	R/W	Digital I/O for Latch, WDOG, Control			
	s 02E8h - 02EF addresses 03F8	Th are reserved for use with serial port 4. See the bit defini- h - 03FFh.			
02E8h	W	Transmitter holding register for serial port 4			
02E8h	R	Receive buffer register for serial port 4			
02E8h	R / W	Baud rate divisor (low byte) when DLAB = 1			
02E9h	R/W	Baud rate divisor ( high byte) when DLAB = 1			
02E9h	R/W	Interrupt enable register when DLAB = 0			
02EAh	R	Interrupt identification register for serial port 4			
02EBh	R/W	Line control register for serial port 4			
02ECh	R/W	Modem control register for serial port 4			
02EDh	R	Line status register for serial port 4			
02EEh	R	Modem status register for serial port 4			
02EFh	R/W	Scratch register for serial port 4 (used for diagnostics)			

I/O Ad- dress	Read/Write Status	Description		
I/O addresses 02F8h - 02FFh are reserved for use with serial port 2. See the bit definitions for I/O addresses 03F8h - 03FFh.				
02F8h	W	Transmitter holding register for serial port 2		
02F8h	R	Receive buffer register for serial port 2		
02F8h	R/W	Baud rate divisor (low byte) when DLAB = 1		
02F9h	R/W	Baud rate divisor ( high byte) when DLAB = 1		
02F9h	R/W	Interrupt enable register when DLAB = 0		
02FAh	R	Interrupt identification register for serial port 2		
02FBh	R/W	Line control register for serial port 2		
02FCh	R/W	Modem control register for serial port 2		
02FDh	R	Line status register for serial port 2		
02FEh	R	Modem status register for serial port 2		
02FFh	R/W	Scratch register for serial port 2 (used for diagnostics)		
0300h –	R/W	LAN controller if installed		
031Fh				
	es 0372h - 0377 efinitions for 03	h are reserved for use with a secondary diskette controller. F2h - 03F7h.		
0372h	W	Digital output register for secondary diskette drive control- ler		
0374h	R	Status register for secondary diskette drive controller		
0375h	R/W	Data register for secondary diskette drive controller		
0376h	R/W	Control register for secondary diskette drive controller		
0377h	R	Digital input register for secondary diskette drive controller		
0377h	W	Select register for secondary diskette data transfer rate		
0378h	R/W	Data port for parallel port 1		
0379h	R	Status port for parallel port 1 bit 7 = 0 Busy bit 6 = 0 Acknowledge bit 5 = 1 Out of paper bit 4 = 1 Printer is selected bit 3 = 0 Error bit 2 = 0 IRQ has occurred bit 1-0 = Reserved		

I/O Ad- dress	Read/Write Status	Description			
037Ah	R / W	Control port for parallel port 1bits 7-5= Reservedbit 4= 1Enable IRQbit 3= 1Select printerbit 2= 0Initialize printerbit 1= 1Automatic line feedbit 0= 1Strobe			
03B0h - 03B8h	R/W	Various video registers			
	es 03BCh - 03Bl Idresses 0378h	Eh are reserved for use with parallel port 3. See the bit defi- - 037Ah.			
03BCh	R/W	Data port - parallel port 3			
03BDh	R/W	Status port - parallel port 3			
03BEh	R/W	Control port - parallel port 3			
03C0h - 03CFh	R/W	Video subsystem (EGA/VGA)			
03C2h - 03D9h	R/W	Various CGA and CRTC registers			
03E0h	R/W	PCCARD Address select			
03E1h	R/W	PCCARD Data transfer with 365SL controller			
	es 03E8h - 03EF addresses 03F8	Th are reserved for use with serial port 3. See the bit defini- Bh - 03FFh.			
03E8h	W	Transmitter holding register for serial port 3			
03E8h	R	Receive buffer register for serial port 3			
03E8h	R/W	Baud rate divisor (low byte) when DLAB = 1			
03E9h	R/W	Baud rate divisor ( high byte) when DLAB = 1			
03E9h	R/W	Interrupt enable register when DLAB = 0			
03EAh	R	Interrupt identification register for serial port 3			
03EBh	R/W	Line control register for serial port 3			
03ECh	R/W	Modem control register for serial port 3			
03EDh	R	Line status register for serial port 3			
03EEh	R	Modem status register for serial port 3			
03EFh	R/W	Scratch register for serial port 3 (used for diagnostics)			
03F2h	W	Digital output register for primary diskette drive controllerbits 7-6= 0Reservedbit 5= 1Enable drive 1 motorbit 4= 1Enable drive 0 motorbit 3= 1Enable diskette DMAbit 2= 0Reset controllerbit 1= 0Reservedbit 0= 0Select drive 01Select drive 1			

I/O Ad- dress	Read/Write Status	Description	
03F4h	R	Status register for primary diskette drive controllerbit 7= 1Data register is readybit 6= 0Transfer from system to controller1Transfer from controller to systembit 5= 1Non-DMA modebit 4= 1Diskette drive controller is busybits 3-2= Reservedbit 1= 1Drive 1 is busybit 0= 1Drive 0 is busy	
03F5h	R/W	Data register for primary diskette drive controller	
03F6h	R	Control port for primary diskette drive controller bits 7-4 = Reserved bit 3 = 0 Reduce write current 1 Head select enable bit 2 = 0 Disable diskette drive reset 1 Enable diskette drive reset bit 1 = 0 Disable diskette drive initialization 1 Enable diskette drive initialization 1 Enable diskette drive initialization 1 Enable diskette drive initialization	
03F7h	R	Digital input register for primary diskette drive controller bit 7 = 1 Diskette drive line change bit 6 = 1 Write gate bit 5 = Head select 3 / reduced write current bit 4 = Head select 2 bit 3 = Head select 1 bit 2 = Head select 0 bit 1 = Drive 1 select bit 0 = Drive 0 select	
03F7h	W	Select register for primary diskette data transfer rate bits 7-2 = Reserved bits 1-0 = 00 500 Kbs mode 01 300 Kbs mode 10 250 Kbs mode 11 Reserved	
		Th are reserved for use with serial port 1. The bit definitions ply to serial ports 2, 3, and 4.	
03F8h	W	Transmitter holding register for serial port 1 - Contains the character to be sent. Bit 0, the least significant bit, is the first bit sent. bits 7-0 = Data bits 0-7 when the Divisor Latch Access Bit (DLAB) is 0	
03F8h	R	Receive buffer register for serial port 1 - Contains the character to be received. Bit 0, the least significant bit, is the first bit received. bits 7-0 = Data bits 0-7 when the Divisor Latch Access Bit (DLAB) is 0	

I/O Ad- dress	Read/Write Status	Description				
03F8h	R/W	Baud rate divisor (low byte) - This byte along with the high byte (03F9h) store the data transmission rate divisor.				
		bits 7-0 = Data bits 0-7 when the Divisor Latch Access Bit (DLAB) is 1				
03F9h	R/W	Baud rate divisor (high byte) - This byte along with the low byte (03F8h) store the data transmission rate divisor. bits 7-0 = Bits 8-15 when DLAB = 1				
03F9h	R/W	Interrupt enable register bits 7-4 = Reserved bit 3 = 1 Modem status interrupt enable bit 2 = 1 Receiver line status interrupt enable bit 1 = 1 Transmitter holding register empty inter- rupt enable bit 0 = 1 Received data available interrupt enable when DLAB = 0				
03FAh	R	Interrupt identification register - serial port 1 bits 7-3 = Reserved bits 2-1 = Identify interrupt with highest priority 00 Modem status interrupt (4th priority) 01 Transmitter holding register empty (3rd priority) 10 Received data available (2nd priority) 11 Receiver line status interrupt (1st priority) bit 0 = 0 Interrupt pending (register contents can be used as a pointer to interrupt ser- vice routine) 1 No interrupt pending				
03FBh	R/W	Line control register - serial port 1 bit 7 = Divisor Latch Access (DLAB) 0 Access receiver buffer, transmitter hold- ing register, and interrupt enable register 1 Access divisor latch bit 6 = 1 Set break enable. Forces serial output to spacing state and remains there bit 5 = Stick parity bit 4 = Even parity select bit 3 = Parity enable bit 2 = Number of stop bits bit 1 = Word length 00 5-bit word length 10 7-bit word length 11 8-bit word length				
03FCh	R/W	Modem control register - serial port 1         bits 7-5       = Reserved         bit 4       = 1       Loopback mode for diagnostic testing of serial port.         bit 3       = 1       User-defined output 2         bit 2       = 1       User-defined output 1         bit 1       = Force Request To Send active         bit 0       = Force Data Terminal Ready active				

I/O Ad- dress	Read/Write Status	Description			
03FDh	R	Line st	atus regis	ster - serial port 1	
		bit 7 = Reserved			
		bit 6	= 1	Transmitting shift and holding registers empty	
		bit 5	= 1	Transmitter shift register empty	
		bit 4	= 1	Break interrupt	
		bit 3	= 1	Framing error	
		bit 2	= 1	Overrun error	
		bit 0	= 1	Data ready	
03FEh	R	Modem status register - serial port 1			
		bit 7	= 1	Data Carrier Detect	
		bit 6	= 1	Ring Indicator	
		bit 5	= 1	Data Set Ready	
		bit 4	= 1	Clear To Send	
		bit 3	= 1	Delta Data Carrier	
		bit 2	= 1	Trailing Edge Ring Indicator	
		bit 1	= 1	Delta Data Set Ready	
		bit 0	= 1	Delta Clear To Send	
03FFh	R / W	Scratch register - serial port 1 (used for diagnostics)			
0A79h	W	PnP Data write register (only for PnP devices)			

## 3.9 BIOS Data Area Definitions

The BIOS Data Area is an area within system RAM that contains information about the system environment. System environment information includes definitions associated with hard disks, diskette drives, keyboard, video, as well as other BIOS functions. This area is created when the system is first powered on. It occupies a 256-byte area from 0400h - 04FFh. The following table lists the contents of the BIOS data area locations in offset order starting from segment address 40:00h.

Location	Description					
00h - 07h	I/O addresses for up to 4 serial ports					
08h - 0Dh	I/O addresses for up to 3 parallel ports					
0Eh - 0Fh	Segment address of exter	nded data	a address			
10h - 11h	Equipment list					
		r of paral	lel printer adapters			
	00	=	Not installed			
	01	=	One			
	10	=	Тwo			
	11	=	Three			
	bits 13-12 = Reserve	ed				
	bits 11-9 = Number of ser	bits 11-9 = Number of serial adapters				
	00	=	Not installed			
	001	=	One			
	010	=	Two			
	011	=	Three			
	100	=	Four			
	bit 8 = Reserved					
	bits 7-6 = Number of dis	bits 7-6 = Number of diskette drives				
	00 =	00 = One drive				
	01 =	Two driv	/es			
	bits 5-4 = Initial video mo					
	00 =	EGA or				
	01 =	40 x 25				
	10 =	80 x 25				
	11 =	80 x 25	monochrome			
	bit 3 = Reserved					
	bit 2 = $(1)$ Pointing de					
	bit 1 = (1) Math copro					
	bit 0 = (1) Diskette drive present					
12h	Reserved for port testing by manufacturer					
	bits 7-1 = Reserved					
	bit 0 = (0) Non-test m	ode				
	(1) Test mode					
13h	Memory size in kilobytes	- low byte	9			
14h	Memory size in kilobytes - high byte					
Continued		-				

Location	Description		
15h - 16h	Reserved		
17h	Keyboard Shift Qualifier Statesbit 7= Insert modebit 6= CAPS lockbit 5= Numlockbit 4= Scroll Lockbit 3= Either Alt keybit 2= Either control keybit 1= Left Shift keybit 0= Right shift key0= not set / 1 = set		
18h	Keyboard Toggle Key Statesbit 7= (1) Insert held downbit 6= (1) CAPS lock held downbit 5= (1) Num Lock held downbit 4= (1) Scroll Lock held downbit 3= (1) Control+Num Lock held downbit 2= (1) Sys Re held downbit 1= (1) Left Alt held downbit 0= (1) Left Control held down		
19h	Scratch area for input from Alt key and numeric keypad		
1Ah - 1Bh	Pointer to next character in keyboard buffer		
1Ch - 1Dh	Pointer to last character in keyboard buffer		
1Eh - 3Dh	Keyboard Buffer. Consists of 16 word entries.		
3Eh	Diskette Drive Recalibration Flag bit 7 = (1) Diskette hardware interrupt occurred bits 6-4 = Not used bits 3-2 = Reserved bit 1 = (0) Recalibrate drive B bit 0 = (0) Recalibrate drive A		

Location	Description						
3Fh	Diskette Drive Motor Status						
	bit 7	= Curre	ent opera	tion			
		0	=	Write or Format			
		1	=	Read or Verify			
	bit 6	= Rese					
	bits 5-4						
		00	=	Drive A			
	bits 3-2	01 = Rese		Drive B			
	5113 0 2	0	i veu	= Disable			
		1		= Enabled			
	bit 1	= Drive	B Motor	Status			
		0	=	Off			
		1	=	On			
	bit 1		A Motor	Off			
		0 1	-	On			
40h	Diekette			-			
4011		-	otor Time				
				off when the value via the INT 08h			
416		timer interrupt reaches 0. Diskette Drive Status					
41h							
	bit 7		Ready =	Poody			
		0 1	=	Ready Not ready			
	bit 6	= Seek		horroady			
		0	=	No error			
		1=	Error oc	curred			
	bit 5		roller ope				
		0	=	Working			
	bits 4-0	1 = Error	= Codes	Failed			
	5113 4-0	00h	=	No error			
		01h	=	Invalid function requested			
		02h	=	Address mark not located			
		03h	=	Write protect error			
		04h 06h	=	Sector not found Diskette change line active (door			
		opene		Diskette change inte active (000)			
		08h	=	DMA overrun error			
		09h	=	Data boundary error			
		0Ch 10b	=	Unknown media type			
		10h 20h	=	ECC or CRC error Controller failure			
		40h	=	Seek operation failure			
		80h	=	Timeout			
42h - 48h	Diskette	Controll	er Status	Bytes			
49h	Video Mo	ode Set	ting				
4Ah - 4Bh	Number	of Colur	nns on so	creen			
4Ch - 4Dh			Page, in b	•			
4Eh - 4Fh Continued	Address	of Curr	ent Page				

Location	Description					
50h - 5Fh	Position of cursor for each video page. Current cursor po- sition is stored two bytes per page. First byte specifies the column, the second byte specifies the row.					
60h - 61h	Start and end lines for 6845-compatible cursor type. 60h = starting scan line, 61h = ending scan line.					
62h	Current Video Display Page					
63h - 64h	6845-compatible I/O port address for current mode 3B4h = Monochrome 3D4h = Color					
65h	Register for current mode select					
66h	Current palette setting					
67 - 6Ah	Address of adapter ROM					
6Bh	Last interrupt the occurred					
6Ch - 6Dh	Low word of timer count					
6Eh - 6Fh	High word of timer count					
70h	Timer count for 24-hour rollover flag					
71h	Break key flag					
72h - 73h	Reset flag 1243h = Soft reset. Memory test is bypassed.					
	Status of last hard disk operation00h= No error01h= Invalid function requested02h= Address mark not located03h= Write protect error04h= Sector not found05h= Reset failed08h= DMA overrun error09h= Data boundary error0Ah= Bad sector flag selected0Bh= Bad track detected0Dh= Invalid number of sectors on format0Eh= Control data address mark detected0Fh= DMA arbitration level out of range10h= ECC or CRC error11h= Data error corrected by ECC20h= Controller failure80h= TimeoutAAh= Drive not readyBBh= Undefined error occurredCCh= Write fault on selected driveE0h= Status error or error register = 0					
75h	FFh = Sense operation failed					
76h - 77h	Work area for hard disk					
Continued						

Location	Description						
78h - 7Bh	Default parallel port timeout values						
7Dh - 7Fh	Default serial port timeout values						
80h - 81h	Pointer to start of keyboard buffer						
82h - 83h	Pointer to end of keyboard buffer						
84h - 88h	Reserved for EGA/VGA BIOS						
8Ah	Reserved						
8Bh	Diskette drive data transfer rate information bits 7-5 = Data rate on last operation 00 = 500  KBS 01 = 300  KBS 10 = 250  KBS bits 5-4 = Last drive step rate selected bits 3-2 = Data transfer rate at start of operation 00 = 500  KBS 01 = 300  KBS 10 = 250  KBS						
	bits 1-0 = Reserved						
8Ch	Copy of hard status register						
8Dh	Copy of hard drive error register						
8Eh	Hard drive interrupt flag						
8Fh	Diskette controller informationbit 7= Reservedbit 6= (1) Drive confirmed for drive Bbit 5= (1) Drive B is multi-ratebit 4= (1) Drive B supports line changebit 3= Reservedbit 2= (1) Drive determined for drive Abit 1= (1) Drive B is multi-ratebit 0= (1) Drive B supports line change						
90h - 91h	Media type for drives						
	bits 7-6 = Data transfer rate 00 = 500  KBS 01 = 300  KBS 10 = 250  KBS bit 5 = (1) Double stepping required when 360K diskette inserted into 1.2MB drive bit 4 = (1) Known media is in drive bit 3 = Reserved bits 2-0 = Definitions upon return to user applications 000 = Testing 360K in 360K drive 001 = Testing 360K in 1.2 MB drive 010 = Testing 1.2 MB in 1.2 MB drive 011 = Confirmed 360K in 360K drive 100 = Confirmed 360K in 1.2 MB						
	100=Confirmed 300 (mm 1.2 MB)101=Confirmed 1.2 MB in 1.2 MB drive111=720K in 720K drive or 1.44 MB in1.44 MBdrive						

Location	Description						
92h - 93h	Scratch area for diskette media. Low byte for drive A, high byte for drive B.						
94h - 95h	Current track number for both drives. Low byte for drive A, high byte for drive B.						
96h	Keyboard Statusbit 7= (1) Read IDbit 6= (1) Last code was first IDbit 5= (1) Force to Num Lock after read IDbit 4= (1) Enhanced keyboard installedbit 3= (1) Right ALT key activebit 2= (1) Right Control key activebit 1= (1) Last code was E0hbit 0= (1) Last code was E1h						
97h	Keyboard Statusbit 7= (1) Keyboard errorbit 6= (1) Updating LEDsbit 5= (1) Resend code receivedbit 4= (1) Acknowledge receivedbit 3= Reservedbit 2= (1) Caps lock LED statebit 1= (1) Num lock LED statebit 0= (1) Scroll lock LED state						
98h - 99h	Offset address of user wait flag						
9Ah - 9Bh	Segment address of user wait flag						
9Ch - 9Dh	Wait count, in microseconds (low word)						
9Eh - 9Fh	Wait count, in microseconds (high word)						
A0h	Wait active flag bit 7 = (1) Time has elapsed bits 6-1 = Reserved bit 0 = (1) INT 15h, AH = 86h occurred						
A1h - A7h	Reserved						
A8h - ABh	Pointer to video parameters and overrides						
ACh - FFh	Reserved						
100h	Print screen status byte						

3.9.1.1 <u>Compatibility Service Table</u> In order to ensure compatibility with industry-standard memory locations for interrupt service routines and miscellaneous tabular data, the BIOS maintains tables and jump vectors.

Location	Description
FE05Bh	Entry Point for POST
FE2C3h	Entry point for INT 02h (NMI service routine)
FE3FEh	Entry point for INT 13h (Diskette Drive Services)
FE401h	Hard Drive Parameters Table
FE6F1h	Entry point for INT 19h (Bootstrap Loader routine)
FE6F5h	System Configuration Table
FE739h	Entry point for INT 14h (Serial Communications)
FE82Eh	Entry point for INT 16h (Keyboard Services)
FE897h	Entry point for INT 09h (Keyboard Services)
FEC59h	Entry point for INT 13h (Diskette Drive Services)
FEF57h	Entry point for INT OEh (Diskette Hardware Interrupt)
FEFC7h	Diskette Drive Parameters Table
FEFD2h	Entry point for INT 17h (Parallel Printer Services)
FF065h	Entry point for INT 10h (CGA Video Services)
FF0A4h	Video Parameter Table (6845 Data Table - CGA)
FF841h	Entry point for INT 12h (Memory Size Service)
FF84Dh	Entry point for INT 11h (Equipment List Service)
FF859h	Entry point for INT 15h (System Services)
Location	Description
FFA6Eh	Video graphics and text mode tables
FFE6Eh	Entry point for INT 1Ah (Time-of-Day Service)
FFEA5h	Entry Point for INT 08h (System Timer Service)
FFEF3h	Vector offset table loaded by POST
FFF53h	Dummy Interrupt routine IRET Instruction
FFF54h	Entry point for INT 05h (Print Screen Service)
FFFF0h	Entry point for Power-on
FFFF5h	BIOS Build Date (in ASCII)
FFFFEh	BIOS ID

## 3.10 <u>VGA, LCD</u>

### 3.10.1 VGA / LCD Controller 69000

69000 High Performance Flat Panel / CRT HiQVideo<sup>TM</sup> Accelerator with Integrated Memory

- Highly integrated Flat Panel and CRT GUI Accelerator & Multimedia Engine, Palette/DAC, Clock Synthesizer, and integrated frame buffer
- Integrated High performance SDRAM memory. 2MB integrated memory, 83 MHz SDRAM operation
- HiQColor<sup>™</sup> Technology implemented with TMED (Temporal Modulated Energy Distribution)
- Hardware Windows Acceleration
- Integrated composite NTSC / PAL Support
- Hardware Multimedia Support
- High-Performance Flat Panel Display resolution and color depth at 3.3V
- 36-bit direct interface to color and monochrom, single drive (SS), and dual drive (DD), STN & TFT panels
- Advanced Power Management features minimize power usage in:
  - Normal operation
  - Standby (Sleep) modes
  - Panel-Off Power-Saving Mode
- VESA Standards supported
- Fully Compatible with IBM<sup>®</sup> VGA
- Driver Support for Windows 3.1, Windows 95/98, Windows NT3.1/NT4.0

### 3.10.2 VGA / LCD BIOS for 69000

### **VGA BIOS**

The 65555 and 69000 VGA BIOS (hereafter referred to as 69000 BIOS) is an enhanced, high performance BIOS that is used with the 69000 VGA Flat Panel/CRT Controller to provide an integrated Flat panel VGA solution. The BIOS is optimized for 69000 VGA Flat Panel/CRT Controller and provides:

Full compatibility with the IBM VGA BIOS Support for monochrome LCD, 640x480, 800x600, 1024x768 and 1280x1024 TFT or STN displays. Optional support for other displays. Supports VESA BIOS Extensions, including VBE 2.0, VBE/DDC 1.0, and VBE/PM 1.0. Supports either VESA local bus or PCI bus Extended BIOS functions which offer easy access to 69000 control ler features and capabilities Support for simultaneous display 44K BIOS supports 8 panels 48K BIOS supports 16 panels

#### High Performance Integrated Memory

The integrated SDRAM memory can support up to 83MHz operation, thus increasing the available memory bandwidth for the graphics subsystem. The result is support for additional high color / high resolution graphics modes combined with real-time video acceleration. This additional bandwidth also allows more flexibility in the other graphics functions intensely used in Graphics User Interface (GUIs) such as Microsoft<sup>TM</sup> Windows<sup>TM</sup>.

#### Versatile Panel Support

The 69000 support a wide varety of monochrome and color Single-Panel, Single-Drive (SS) and Dual-Panel, Dual-Drive (DD), standard and high-resolution, passive STN and active matrix TFT/MIM LCD, and EL panels. With HiQColor<sup>™</sup> technology, up to 256 gray scales are supported on passive STN LCDs. Up to 16.7M different colors can be displayed on passive STN LCDs and up to 16.7M colors on 24bit active matrix LCDs.

The 69000 offers a varety of programmable features to optimize display quality. Vertical centering and streching are provided for handling modes with less than 480 lines on 480-line panels. Horizontal and vertical streching capabilities are also available for both text and graphics modes for optimal display of VGA text and graphics modes on 800x600, 1024x768 and 1280x1024 panels.

#### Low Power Consumption

The 69000 uses a variety of advanced power management features to reduce power consumption of the display sub-system and to extend battery life. optimized for 3.3V operation, the 69000 internal logic, bus and panel interfaces operate at 3.3V but can tolerate 5V operation.

#### Software Compatibility / Flexibility

The 69000 is fully compatible with the VGA standard at both the register and BIOS levels. DIGITAL-LOGIC supply a fully VGA compatible BIOS, end-user utilities and drivers for common application programs.

#### Acceleration for All Panels and All Mode

The 69000 graphics engine is designed to support high performance graphics and video acceleration for all supported display resolutions, display types, and color modes. There is no compromise in performance operating in 8, 16, or 24 bpp color modes allowing true acceleration while displaying up to 16.7M colors.

### 3.10.3 Display Modes Supported

The 69000 supports the modes which appear in the table below.

Resolution	Color (bpp)	Refresh Rates (Hz)
640x480	8	60, 75, 85
640x480	16	60, 75, 85
640x480	24	60, 75, 85
800x600	8	60, 75, 85
800x600	16	60, 75, 85
800x600	24	60, 75, 85
1024x768	8	60, 75, 85
1024x768	16	60, 75, 85
1280x1024	8	60

### 3.10.4 VGA/LCD BIOS Support

Each LCD display needs a specific adapted VGA-BIOS. This product is equipped with the CRT standard VGABIOS.

To connect a LCD display to this product, you need to perform the following:

 Check the FP\_LIST.PDF if the LCD BIOS is available. Get the latest VGA-BIOS at our webpage <u>http://www.digitallogic.com</u>

### IF THE LCD BIOS IS AVAILABLE:

- 2. In the FLATPANEL-SUPPORT documentation the connection between the LCD and this product will be described.
- 3. DOWNLOAD the corresponding LCD-BIOS with the utility DOWN\_000.EXE Go the the section 3.7 in this manual and follow those steps.
- 4. Restart the system and check the VGA-BIOS header message. The LCD name must be visible for only a short time. The VGABIOS message appears as first info page on the screen.
- 5. Stop the system, connect the LCD to the system and restart again
- 6. If on the LCD no image appears, as soon as the monitor begins to show the first text, stop the system immediately, otherways the LCD will get damaged.
- 7. Check the LCD connection again.

### FOR A NEW LCD TYPE, NOT AVAILABLE NOW:

If the LCD BIOS for your LCD is not available, DIGITAL-LOGIC will adapt the LCD and provide you with one working cable. To initialise this, we need the following points from you:

- 1. An order to adapt the LCD (for the costs ask your sales contact)
- 2. Send the LCD panel, a datasheet, a connector to the LCD and the inverter for the backligth

### ATTENTION:

DIGITAL-LOGIC AG is never responsible for a damaged LCD display. Even when there are mistakes in the BIOS or in any documentation for the LCD.

### 3.10.5 Memory 69000 CRT/TFT Panels

Hor.	Vert.	Color	Refr.	DCLK	MEM	Cursor	FB/C	FB/M	Video	Total	Total
Resol.	Resol.	bpp	Hz	Mhz	kByte	kByte	kByte	kByte	Input kByte	with Video	w/o Video
640	480	8	60	25.175	300	4.2	0	0	300	604	304
640	480	8	72	31.500	300	4.2	0	0	300	604	304
640	480	8	75	31.500	300	4.2	0	0	300	604	304
640	480	8	85	36.000	300	4.2	0	0	300	604	304
640	480	16	60	25.175	600	4.2	0	0	300	904	604
640	480	16	72	31.500	600	4.2	0	0	300	904	604
640	480	16	75	31.500	600	4.2	0	0	300	904	604
640	480	16	85	36.000	600	4.2	0	0	300	904	604
640	400	24	60	05 475	000	4.0	0	0	200	1004	004
640 640	480 480	24	60	25.175	900 900	4.2	0	0	300	1204	904 904
640	480	24 24	72 75	31.500 31.500	900	4.2	0	0	300 300	1204 1204	904 904
640	480	24	85	36.000	900	4.2 4.2	0	0	300	1204	904 904
040	400	24	00	30.000	900	4.2	0	0	300	1204	904
800	600	8	60	40.000	469	4.2	0	0	300	773	473
800	600	8	72	50.000	469	4.2	0	0	300	773	473
800	600	8	75	49.500	469	4.2	0	0	300	773	473
800	600	8	85	56.250	469	4.2	0	0	300	773	473
800	600	16	60	40.000	938	4.2	0	0	300	1242	942
800	600	16	72	50.000	938	4.2	0	0	300	1242	942
800	600	16	75	49.500	938	4.2	0	0	300	1242	942
800	600	16	85	56.250	938	4.2	0	0	300	1242	942
800	600	24	60	40.000	1406	4.2	0	0	300	1710	1410
800	600	24	72	50.000	1406	4.2	0	0	300	1710	1410
800	600	24	75	49.500	1406	4.2	0	0	300	1710	1410
800	600	24	85	56.250	1406	4.2	0	0	300	1710	1410
1024	768	16	60	65.000	1536	4.2	0	0	300	1840	1540
1024	768	16	70	75.000	1536	4.2	0	0	300	1840	1540
1024	768	16	75	78.750	1536	4.2	0	0	300	1840	1540
1024	768	16	85	94.500	1536	4.2	0	0	300	1840	1540
1024	100	10	00	04.000	1000	7.2	0	0	000	1040	10-10
1024	768	24	60	65.000	2304	4.2	0	0	300	2608	2308
1024	768	24	72	75.000	2304	4.2	0	0	300	2608	2308
1024	768	24	75	78.750	2304	4.2	0	0	300	2608	2308
1024	768	24	85	94.500	2304	4.2	0	0	300	2608	2308
1280	1024	16	60	108.0	2560	4.2	0	0	300	2864	2564
1280	1024	16	70	128.0	2560	4.2	0	0	300	2864	2564
1280	1024	16	75	135.0	2560	4.2	0	0	300	2864	2564
1280	1024	16	85	157.5	2560	4.2	0	0	300	2864	2564
4.5.5											
1280	1024	24	60	108.0	3840	4.2	0	0	300	4144!	3844
1280	1024	24	72	128.0	3840	4.2	0	0	300	4144!	3844
1280	1024	24	75	135.0	3840	4.2	0	0	300	4144!	3844
1280	1024	24	85	157.5	3840	4.2	0	0	300	4144!	3844

! means not possible resolution with the 4Mb Video RAM

### 3.10.6 Memory 69000 Color STN-DD Panels

Hor.	Vert.	Color	Refr.	DCLK	MEM	Cursor	FB/C	FB/M	Video	Total	Total
Resol.	Resol.	bpp	Hz	Mhz	kByte	kByte	kByte	kByte	Input	with	w/o
110301.	1.6301.	phh	112		KDyte	KDyte	KDyte	KDyte	kByte	Video	Video
640	480	8	60	25.175	300	4.2	120	0	300	724	424
640	480	8	72	31.500	300	4.2	120	0	300	724	424
640	480	8	75	31.500	300	4.2	120	0	300	724	424
640	480	8	85	36.000	300	4.2	120	0	300	724	424
0.0	100			00.000	000		.20		000		
640	480	16	60	25.175	600	4.2	120	0	300	1024	724
640	480	16	72	31.500	600	4.2	120	0	300	1024	724
640	480	16	75	31.500	600	4.2	120	0	300	1024	724
640	480	16	85	36.000	600	4.2	120	0	300	1024	724
		-					-	-		-	
640	480	24	60	25.175	900	4.2	120	0	300	1324	1024
640	480	24	72	31.500	900	4.2	120	0	300	1324	1024
640	480	24	75	31.500	900	4.2	120	0	300	1324	1024
640	480	24	85	36.000	900	4.2	120	0	300	1324	1024
800	600	8	60	40.000	469	4.2	188	0	300	960	660
800	600	8	72	50.000	469	4.2	188	0	300	960	660
800	600	8	75	49.500	469	4.2	188	0	300	960	660
800	600	8	85	56.250	469	4.2	188	0	300	960	660
800	600	16	60	40.000	938	4.2	188	0	300	1429	1129
800	600	16	72	50.000	938	4.2	188	0	300	1429	1129
800	600	16	75	49.500	938	4.2	188	0	300	1429	1129
800	600	16	85	56.250	938	4.2	188	0	300	1429	1129
800	600	24	60	40.000	1406	4.2	188	0	300	1898	1598
800	600	24	72	50.000	1406	4.2	188	0	300	1898	1598
800	600	24	75	49.500	1406	4.2	188	0	300	1898	1598
800	600	24	85	56.250	1406	4.2	188	0	300	1898	1598
1024	768	16	60	65.000	1536	4.2	307	0	300	2147	1847
1024	768	16	70	75.000	1536	4.2	307	0	300	2147	1847
1024	768	16	75	78.750	1536	4.2	307	0	300	2147	1847
1024	768	16	85	94.500	1536	4.2	307	0	300	2147	1847
4004	700	0.4		05 000	0004	4.0	207		000	0045	0045
1024	768	24	60	65.000	2304	4.2	307	0	300	2915	2615
1024	768	24	72	75.000	2304	4.2	307	0	300	2915	2615
1024	768	24	75	78.750	2304	4.2	307	0	300	2915	2615
1024	768	24	85	94.500	2304	4.2	307	0	300	2915	2615
1280	1004	16	60	100.0	2560	4.0	E10	0	200	2276	2676
	1024	16	60	108.0	2560	4.2	512	0	300	3376	3676
1280 1280	1024 1024	16 16	70 75	128.0 135.0	2560 2560	4.2	512 512	0	300 300	3376 3376	3676 3676
1280	1024	16	75 85	135.0	2560	4.2 4.2	512	0	300	3376	3676
1200	1024	01	60	157.5	2000	4.2	512	0	300	3370	3070
1280	1024	24	60	108.0	3840	4.2	512	0	300	4656!	4356!
1280	1024	24	72	128.0	3840	4.2	512	0	300	4656!	4356!
1280	1024	24	72	126.0	3840	4.2	512		300	4656!	4356!
1280	1024	24	85	155.0	3840	4.2	512	0	300	4656!	4356!
1200	1024	Z4		107.0			512	U	300	4000!	4000!

! means not possible resolution with the 4Mb Video RAM

### 3.10.7 Memory 69000 Mono STN-DD Panels

Hor.	Vert.	Color	Refr.	DCLK	MEM	Cursor	FB/C	FB/M	Video	Total	Total
Resol.	Resol.	bpp	Hz	Mhz	kByte	kByte	kByte	kByte	Input	with	w/o
1,0001.	110001.	566	112		ND y to	NByte	ND y to	RByte	kByte	Video	Video
640	480	8	60	25.175	300	4.2	0	38	300	642	342
640	480	8	72	31.500	300	4.2	0	38	300	642	342
640	480	8	75	31.500	300	4.2	0	38	300	642	342
640	480	8	85	36.000	300	4.2	0	38	300	642	342
640	480	16	60	25.175	600	4.2	0	38	300	942	642
640	480	16	72	31.500	600	4.2	0	38	300	942	642
640	480	16	75	31.500	600	4.2	0	38	300	942	642
640	480	16	85	36.000	600	4.2	0	38	300	942	642
640	480	24	60	25.175	900	4.2	0	38	300	1242	942
640	480	24	72	31.500	900	4.2	0	38	300	1242	942
640	480	24	75	31.500	900	4.2	0	38	300	1242	942
640	480	24	85	36.000	900	4.2	0	38	300	1242	942
800	600	8	60	40.000	469	4.2	0	59	300	832	532
800	600	8	72	50.000	469	4.2	0	59	300	832	532
800	600	8	75	49.500	469	4.2	0	59	300	832	532
800	600	8	85	56.250	469	4.2	0	59	300	832	532
800	600	16	60	40.000	938	4.2	0	59	300	1300	1000
800	600	16	72	50.000	938	4.2	0	59	300	1300	1000
800	600	16	75	49.500	938	4.2	0	59	300	1300	1000
800	600	16	85	56.250	938	4.2	0	59	300	1300	1000
800	600	24	60	40.000	1406	4.2	0	59	300	1769	1469
800	600	24	72	50.000	1406	4.2	0	59	300	1769	1469
800	600	24	75	49.500	1406	4.2	0	59	300	1769	1469
800	600	24	85	56.250	1406	4.2	0	59	300	1769	1469

! means not possible resolution with the 4Mb Video RAM

### 3.11 <u>The Special Function Interface (SFI)</u>

All functions are performed by starting the SW-interrupt 15h with the following arguments:

THIS FUNCTION IST NOT IMPLEMENTED IN THE ACTUAL BIOS REVISION !

### 3.11.1 INT 15h SFR Functions

Function:	WRITE TO EEPROM
Number:	E0h
Description:	Writes the Data byte into the addressed User-Memory-Cell from the serial EEPROM. The old value is automatically deleted.
Input Values:	<ul> <li>AH = E0h Function Request</li> <li>AL Databyte to store</li> <li>BX Address in the EEPROM (0-1024 Possible)</li> <li>SI 1234h User-Password (otherwise EEP is write-protected)</li> <li>DLAG-Password for access to the DLAG-Memory-Cells</li> </ul>
Output Values:	None, all registers are preserved.

Function:	READ FROM EEPROM
Number:	E1h
Description: EEPROM.	Reads the Data byte from the addressed User-Memory-Cell of the serial
Input Values:	AH = E1hFunction RequestBXAddress in the EEPROM(0-1024 Possible)SI1234hDLAG-Password for access to the DLAG-Memory-Cells
Output Values:	AL read databyte

Function:	WRITE SERIALNUMBER
Number:	E2h
Description:	Writes the Serialnumber from the serial EEPROM into the addressed DLAG- Memory-Cell. The old value is automatically deleted.
Input Values:	AH = E2h Function Request DX,CX,BX Serialnumber (Binary, not Ascii) SI Password
Output Values:	None, all registers are preserved.

Function:	READ SERIALNUMBER	
Number:	E3h	
Description:	Reads the serialnumber from the board into the serial EEPROM.	
Input Values: Function Reque	AH = E3h est	
Output Values: rialnumber (Binary, not	DX,CX,BX t Ascii)	Se-

Function:	WRITE PRODUCTION DATE & RESET DLAG-COUNTERS		
Number:	E4h		
Description:	Writes the production date into the addressed DLAG-Memory-Cell from the serial EEPROM. The old value is automatically deleted. If the Password is also in DX, the counters will be resettet (=0).		
Input Values:	AH = E4hFunction RequestBXYear (1997 => BH=19, BL=97)CHMonth (112)CLDay of Month (131)SIPasswordDXPassword, if counters should be resetted, otherwise no password.		
Output Values:	None, all registers are preserved.		

Function:	READ PRODUCTION DATE
Number:	E5h
Description:	Reads the production date from the board in the serial EEPROM.
Input Values:	AH = E5h Function Request
Output Values:	BX Year (1997 => BH=19, BL=97) CH Month (112) CL Day of Month (131)

### 3.12 <u>Remote function</u>

Remote works only with the **COM 1** port on the SM520PC.

BIOS default settings are normally as follows:

Internal ELAN A	COM 1
Internal ELAN B	NONE
SUPER I/O C	NONE
SUPER I/O D	COM 2

### 3.13 <u>Remote Features</u>

FS FORTH-SYSTEME has added its remote package "Embedded Support Kit" to the AMD ÉlanSC520 BIOS. The Embedded Support Kit allows you to control your target machine from a host computer using either a serial or parallel null-modem cable. This is accomplished by transferring all INT10h (video) and INT16h (keyboard) requests to the host machine, executing the command there, and finally returning the results back to the target system. The target system seems to behave just like it would use its own VGA card and keyboard, but in fact it uses the resources of the host computer. Additionally, the target can access the floppy drive and the harddisk of your host PC. These features are of great value when you bring up your own board for the first time. In embedded systems, typical PC components are often left away to save costs. A standard BIOS typically would stop and warn the user that devices are missing. The BIOS has been modified to go on even if there is no keyboard or display adapter. With the "Embedded Support Kit", users can almost work with such machines like they are used to on a standard PC. The BIOS contains support for both serial and parallel transmission.

### 3.13.1 The Remote Server REMHOST.EXE

The utility REMHOST is started on the host computer. It listens on the serial or parallel port for incoming target requests, executes the commands and sends the output values back.

The user can decide on the host machine in a configuration file, which devices the target system should redirect. By default, the target assumes to redirect video and keyboard services.

The following options are available in the configuration file REMHOST.INI:

PORT=1 <b>LPT</b> *	<ul><li>// COM or LPT port number</li><li>// use parallel port for transmission</li><li>// comment this for serial port.</li></ul>
FLOPPY FLOPPY=ROMDISK.IMG WRPROT NOKEYB NOVIDEO	<ul> <li>// enable host floppy</li> <li>// use a floppy disk image</li> <li>// simulate write-protection for remote drives</li> <li>// disable host keyboard</li> <li>// disable host video</li> </ul>
DUALVIDEO	// use target display and remote video simultaneously

Within the configuration file, you can add comments with "//". Instead of using a real floppy drive, you can also generate image files of floppy disks. Access to these image files are much faster than to real floppy disks. Additionally, the image files can be write-protected. So you can build up virtual floppy drives to initially set up the target's file system or to start test tools during production.

Floppy disk images can be produced with the utility FDIMAGE. Type "FDIMAGE /H" to get a list of available options.

**<u>Rem:</u>** \*not supported, needs a customized BIOS

When video redirection is enabled (option NOVIDEO not active), the BIOS will skip the initialization of both ISA and PCI VGA cards. The BIOS thereby comes up much quicker. Using the keyword DUALVIDEO will enable possible VGA cards as well and display video output on both the real video card and on the remote machine. This allows hardware engineers to debug vga controller problems.

The BIOS will not warn for missing keyboards as soon as remote keyboard is enabled.

You can leave REMHOST by pressing the left SHIFT and STRG keys simultaneously.

### 3.13.2 Remote enabler

To enable the remote function, one has to make a hardware switch as follows:

- Pin4 (DTR) and pin 9 (RI) have to be bridged on the target PC
- Leave pin 9 unconnected (open) from the host PC

### 3.13.3 Cable Definition

The wiring of the **serial null-modem cable** is as follows:

#### PC1 (Host)

#### PC2 (Target)

Signal Name	Pin Number	Pin Number	Signal Name
DCD	1	 7, 8	RTS, CTS
RxD	2	 3	TxD
TxD	3	 2	RxD
DTR	4	 6	DSR
GND	5	 5	GND
DSR	6	 4	DTR
RTS, CTS	7, 8	 1	DCD

### 3.14 <u>Watchdog Control</u>

RESWDOG.EXE:

In this sample, the PC will reboot after 4 sec when pushing the ESC key.

The tool and the sourcecode example are located on our product CD.

Sourcecode example of the reswdog.exe:

```
#include <stdio.h>
#include <conio.h>
#include <dos.h>
void main()
ł
unsigned char kk;
unsigned int tt = 0x10;//timeout = 4 Sec.
//TIMEOUT values:
// tt = 0 - invalid value
// tt = 0x01 - 0.5 uSec
// tt = 0x02 - 0.5 mSec
// tt = 0x04 - 1.0 Sec
// tt = 0x08 - 2.0 Sec
// tt = 0x10 - 4.0 Sec
// tt = 0x20 - 8.0 Sec
// tt = 0x40 - 16.0 Sec
// tt = 0x80 - 32.0 Sec
//pointer to address of WATCHDOG Timer Control
unsigned int far *ff = (unsigned int far*)MK_FP(0xE000,0xFCB0);//E000:FCB0
printf("Press ESC to quit\n");
//initialization sequence, enable WATCHDOG and assign the timeout (tt)
*ff = 0x33333;
*ff = 0xCCCC;
*ff = 0xC000 | tt;
//program body - user code
while(1)
 if(kbhit())
  if(getch() == 0x1B)return;//return to OS. In this sample,
//PC will reboot after 4 Sec.
  }
 printf("%02X\r",kk++);//nothing, just to do something
//....
//"magic" sequence, for cleaning WATCHDOG counter
//the timing interval between such sequences must be
//not less than watchdog timeout(for this sample < 4 Sec)</pre>
 *ff = 0xAAAA;
 *ff = 0x5555;
 }
    }
```

# 4 DESCRIPTION OF THE JUMPERS

none

# 5 LED CRITERIONS:

LED	Color	Function			
D4	Red	LAN ACTIVE			
D5	green	RUN=OK (LAN LINKLED = not used)			
D3	green	3.3V OK (LAN Speed-LED = not used )			

### 5.1 <u>2 Power / control LEDs on the SM520PC</u>

On the topside of the smartModule-586PC are 2 LED's located.

### 1. The GREEN POWER LED

Indicates, that the 3.3V core supply for the CPU is OK. This LED must light, as soon as the external 5V power supply is available.

### 2. The GREEN RESET/RUN LED

- OFF: The module is in the RESET state, that means, no operation. The WatchDOG or the power supervisor or an active external reset signal holds the modul in the RESET state.
- ON: The module is running normally. After power up, this LED must light ON after 1-2sec.

### AFTER A SUCCESSFUL BOOT SEQUENCE: TWO GREEN LED'S ARE ON!

# 6 **DESIGNIN WITH THE smartModule**

### 6.1 <u>Mechanical Dimensions SM520PC</u>



### 6.1.1 Mechanical PCB Pad Dimensions on the Carrier-Board



53475-2409	Dimension m	m (inches)			
Circuits	А	В			
240	78.07 (3.070)	75.565 (2.970)			
DIGITAL-LOGIC / Art_Nr : 439004 Connected: 5.00mr					

smortModule

Smurtmodule					
52760-2409	Dimension m	m (inches)			
Circuits	А	В			
240	78.87 (3.105)	75.565 (2.970)			
DIGITAL-LOGIC / Art_Nr = 439003 Receptable					

### 6.1.2 PCB to SM520PC height

# Modular cooling assembly



# Modular cooling concept



### 6.1.3 Mechanical Dimensions of the PCB, plug

Must be mounted onto the customers electronicboard (carrierboard).

Standard height: Expanded height: 5.0mm (do not place components below the smartModule)7.0mm (place max. 2.0mm components below the smartModule)



PCB LAYOUT : COMPONENT SIDE

53475-2409	Dimension <b>mm</b> (inches)			
Circuits	A (Overall Length)	B (1 <sup>st</sup> to Last Ckt)	С	D
240	<b>83.07</b> (3.270)	75.565(2.970)	<b>79.17</b> (3.110)	78.07(3.070)
DLAG partnumber: 4	39004			

### 6.1.4 Mechanical Dimensions of the SM520PC, receptacle

Mounted on the smartModule 586PC, as a reference only



PCB LAYOUT: COMPONENT SIDE

52760-2409	Dimension mm (inches)					
Circuits	A B C D					
240	84.07(3.309)	75.565(2.970)	80.47(3.168)	78.87(3.105)		

DLAG part number: 439003

### 6.2 <u>SM520PC uses signals on the smart480 bus</u>

### SM520PC Connector J1 Pin 1-40

Pin	Group	Volt	SM520PC	Pin	Group	Volt	SM520PC
A1	POWER		VCC (5V)	B1	ISA	5 i	n.c.
A2	ISA	50	RESDRV	B2	ISA	5 i	IRQ5
A3	ISA	5 i	SBHE#	B3	ISA	5 i	IRQ3
A4	ISA	5 i	MEMCS16#	B4	ISA	5 i	IRQ4
A5	ISA	5 i	IOCS16#	B5	ISA	5 i	IRQ5
A6	ISA	50	IOW#	B6	ISA	5 i	n.c.
A7	ISA	50	IOR#	B7	ISA	5 i	IRQ7
A8	ISA	5 o	SYSCLK	B8	ISA	5 i	IRQ10
A9	ISA	5 o	TC	B9	ISA	5 i	IRQ11
A10	ISA	50	ALE	B10	ISA	5 i	IRQ12
A11	ISA	5 i/o	SD7	B11	ISA	5 i	IRQ14
A12	ISA	5 i/o	SD6	B12	ISA	5 i	IRQ15
A13	ISA	5 i/o	SD5	B13	CORE	5 i	COREBIOS Enable
A14	ISA	5 i/o	SD4	B14	CORE	5 i	VGABIOS-ENABLE = VCC
A15	ISA	5 i/o	SD3	B15	ISA	50	LA21
A16	ISA	5 i/o	SD2	B16	ISA	50	LA20
A17	ISA	5 i/o	SD1	B17	ISA	50	LA19
A18	ISA	5 i/o	SD0	B18	ISA	50	LA18
A19	ISA	50	IOCHRDY	B19	ISA	50	LA17
A20	ISA	5 o	AEN	B20	ISA	5 i/o	SD8
A21	ISA	5 o	SA19	B21	ISA	5 i/o	SD9
A22	ISA	50	SA18	B22	ISA	5 i/o	SD10
A23	ISA	50	SA17	B23	ISA	5 i/o	SD11
A24	ISA	50	SA16	B24	ISA	5 i/o	SD12
A25	ISA	50	SA15	B25	ISA	5 i/o	SD13
A26	ISA	5 o	SA14	B26	ISA	5 i/o	SD14
A27	ISA	5 o	SA13	B27	ISA	5 i/o	SD15
A28	ISA	50	SA12	B28	ISA	5 i	DRQ 0
A29	ISA	50	SA11	B29	ISA	5 i	DRQ 1
A30	ISA	50	SA10	B30	ISA	5 i	DRQ 2
A31	ISA	50	SA9	B31	ISA	5 i	DRQ 3
A32	ISA	50	SA8	B32	ISA	5 i	n.c.
A33	ISA	50	SA7	B33	ISA	5 i	n.c.
A34	ISA	50	SA6	B34	ISA	50	OSC (14.31MHz)
A35	ISA	50	SA5	B35	ISA	50	DMA0#
A36	ISA	50	SA4	B36	ISA	50	DMA1#
A37	ISA	50	SA3	B37	ISA	50	DMA2#
A38	ISA	50	SA2	B38	ISA	50	DMA3#
A39	ISA	50	SA1	B39	ISA	50	DMA5#
A40	ISA	50	SA0	B40	ISA	50	DMA6#

\*\* These signals (LA17-LA19) correspond with the SA17-SA19.

<u>Remarks:</u>							
5 o = 5V output	5 i/o = 5V input/output						
3 o = 3V output	3 i/o = 3V input/output						
# = active low signal	o.c. = open collector output	NC = not connected					
RES = pin function depending of the CPU, reserved							
Pin	Group	Volt	SM586PC	Pin	Group	Volt	SM586PC
-----	-------	-------	------------------------------	-----	---------	-------	--------------
A41	DRAM	30	(64Bit) CAS0- / DQM0 (32Bit)	B41	CORE	50	Speaker
A42	DRAM	30	CAS1- / DQM1	B42	ISA	5 i	n.c.
A43	DRAM	30	CAS2- / DQM0	B43	ISA	50	REF#
A44	DRAM	30	CAS3- / DQM1	B44	ISA	50	MEMR#
A45	DRAM	30	CAS4- / DQM2	B45	ISA	50	SMEMR#
A46	DRAM	30	CAS5- / DQM3	B46	ISA	50	MEMW#
A47	DRAM	30	CAS6- / DQM2	B47	ISA	50	SMEMW#
A48	DRAM	30	CAS7- / DQM3	B48	IDE-CH2	5 i/o	n.c.
A49	DRAM	3 i/o	MD0	B49	IDE-CH2	5 i/o	n.c.
A50	DRAM	3 i/o	MD1	B50	IDE-CH2	5 i/o	n.c.
A51	DRAM	3 i/o	MD2	B51	IDE-CH2	5 i/o	n.c.
A52	DRAM	3 i/o	MD3	B52	IDE-CH2	5 i/o	n.c.
A53	DRAM	3 i/o	MD4	B53	IDE-CH2	5 i/o	n.c.
A54	DRAM	3 i/o	MD5	B54	IDE-CH2	5 i/o	n.c.
A55	DRAM	3 i/o	MD6	B55	IDE-CH2	5 i/o	n.c.
A56	DRAM	3 i/o	MD7	B56	IDE-CH2	5 i/o	n.c.
A57	POWER		GROUND	B57	IDE-CH2	5 i/o	n.c.
A58	DRAM	3 i/o	MD8	B58	IDE-CH2	5 i/o	n.c.
A59	DRAM	3 i/o	MD9	B59	IDE-CH2	5 i/o	n.c.
A60	DRAM	3 i/o	MD10	B60	IDE-CH2	5 i/o	n.c.
A61	DRAM	3 i/o	MD11	B61	IDE-CH2	5 i/o	n.c.
A62	DRAM	3 i/o	MD12	B62	IDE-CH2	5 i/o	n.c.
A63	DRAM	3 i/o	MD13	B63	IDE-CH2	5 i/o	n.c.
A64	DRAM	3 i/o	MD14	B64	IDE-CH2	50	n.c.
A65	DRAM	3 i/o	MD15	B65	IDE-CH2	50	n.c.
A66	POWER		GROUND	B66	IDE-CH2	50	n.c.
A67	DRAM	3 i/o	MD16	B67	IDE-CH2	50	n.c.
A68	DRAM	3 i/o	MD17	B68	DRAM	50	SD CLK2
A69	DRAM	3 i/o	MD18	B69	DRAM	50	SD CKE0
A70	DRAM	3 i/o	MD19	B70	DRAM	50	SD CKE1
A71	DRAM	3 i/o	MD20	B71	DRAM	50	S CASA
A72	DRAM	3 i/o	MD21	B72	DRAM	5 o	S CASB
A73	DRAM	3 i/o	MD22	B73	DRAM	50	S RASA
A74	DRAM	3 i/o	MD23	B74	DRAM	50	S CASB
A75	DRAM	30	MA0	B75	DRAM	50	n.c.
A76	DRAM	30	MA1	B76	DRAM	50	n.c.
A77	DRAM	30	MA2	B77	DRAM	50	n.c.
A78	DRAM	30	MA3	B78	DRAM	50	S DCLK0
A79	DRAM	30	MA4	B79	DRAM	50	S DCLK1
A80	DRAM	30	MA5	B80	CORE	30	24MHz Output

#### SM520PC Connector J1 Pin 41-80

- Remarks: 5 o = 5V output  $3 \circ = 3V \text{ output}$
- 5 i/o 3 i/o
- = 5V input/output = 3V input/output
- # = active low signal o.c. = open collector output RES = pin function depending of the CPU, reserved
- NC = not connected

The memorybus may only used, if no onboard DRAM-module ist used. Ask for application schematics.

Pin	Group	Volt	SM586PC	Pin	Group	Volt	SM586PC
A81	DRAM	30	MA 6	B81	POWER		Ground
A82	DRAM	30	MA 7	B82	DRAM	3 i/o	MD48
A83	DRAM	30	MA 8	B83	DRAM	3 i/o	MD49
A84	DRAM	30	MA 9	B84	DRAM	3 i/o	MD50
A85	DRAM	30	MA 10	B85	DRAM	3 i/o	MD51
A86	DRAM	30	MA 11	B86	DRAM	3 i/o	MD52
A87	DRAM	30	MA 12	B87	DRAM	3 i/o	MD53
A88	POWER		Ground	B88	DRAM	3 i/o	MD54
A89	DRAM	3 i/o	MD24	B89	DRAM	3 i/o	MD55
A90	DRAM	3 i/o	MD25	B90	POWER		GROUND
A91	DRAM	3 i/o	MD26	B91	DRAM	3 i/o	MD56
A92	DRAM	3 i/o	MD27	B92	DRAM	3 i/o	MD57
A93	DRAM	3 i/o	MD28	B93	DRAM	3 i/o	MD58
A94	DRAM	3 i/o	MD29	B94	DRAM	3 i/o	MD59
A95	DRAM	3 i/o	MD30	B95	DRAM	3 i/o	MD60
A96	DRAM	3 i/o	MD31	B96	DRAM	3 i/o	MD61
A97	POWER		GROUND	B97	DRAM	3 i/o	MD62
A98	DRAM	3 i/o	MD32	B98	DRAM	3 i/o	MD63
A99	DRAM	3 i/o	MD33	B99	POWER		GROUND
A100	DRAM	3 i/o	MD34	B100	IDE-CH2	5 i/o	n.c.
A101	DRAM	3 i/o	MD35	B101	IDE-CH2	5 i/o	n.c.
A102	DRAM	3 i/o	MD36	B102	IDE-CH2	5 i/o	IRQ
A103	DRAM	3 i/o	MD37	B103	IDE-CH2	5 i/o	n.c.
A104	DRAM	3 i/o	MD38	B104	IDE-CH2	5 i/o	A0
A105	DRAM	3 i/o	MD39	B105	IDE-CH2	5 i/o	A1
A106	POWER		GROUND	B106	IDE-CH2	5 i/o	A2
A107	DRAM	3 i/o	MD40	B107	DRAM	30	BA0
A108	DRAM	3 i/o	MD41	B108	Core	5 i#	WD strobe
A109	DRAM	3 i/o	MD42	B109	Core	5 i#	WD enable
A110	DRAM	3 i/o	MD43	B110	DRAM	30	BA1
A111	DRAM	3 i/o	MD44	B111	XBUS	30	XD0
A112	DRAM	3 i/o	MD45	B112	XBUS	30	XD1
A113	DRAM	3 i/o	MD46	B113	XBUS	30	XD2
A114	DRAM	3 i/o	MD47	B114	XBUS	30	XD3
A115	DRAM	30	RAS0#	B115	XBUS	30	XD4
A116	DRAM	30	RAS1#	B116	XBUS	30	XD5
A117	DRAM	30	RAS2#	B117	XBUS	30	XD6
A118	DRAM	30	RAS3#	B118	XBUS	30	XD7
A119	DRAM	30	MWEA#	B119	ISA	30	BIOSCS
A120	DRAM	30	MWEB#	B120	POWER		VCC (5 Volt)

### **Remarks:**

5 o	= 5V output
3о	= 3V output

5 i/o = 5V input/output 3 i/o = 3V input/output

# = active low signal o.c. = open collector output RES = pin function depending of the CPU, reserved NC = not connected

The memorybus may only used, if no onboard DRAM-module ist used. Ask for application schematics.

Pin	Group	Volt	SM586PC	Pin	Group	Volt	SM586PC
A1	PRINTER	50	strobe#	B1	COM1	50	DCD1
A2	PRINTER	50	auto#	B2	COM1	5 i	DSR1
A3	PRINTER	50	error#	B3	COM1	5 i	RXD1
A4	PRINTER	50	init#	B4	COM1	50	RTS1
A5	PRINTER	50	slctin#	B5	COM1	50	TXD1
A6	PRINTER	5 i/o	PRINTER data 0	B6	COM1	5 i	CTS1
A7	PRINTER	5 i/o	PRINTER data 1	B7	COM1	50	DTR1
A8	PRINTER	5 i/o	PRINTER data 2	B8	COM1	5 i	RI1
A9	PRINTER	5 i/o	PRINTER data 3	B9	COM2	50	DCD2
A10	PRINTER	5 i/o	PRINTER data 4	B10	COM2	5 i	DSR2
A11	PRINTER	5 i/o	PRINTER data 5	B11	COM2	5 i	RXD2
A12	PRINTER	5 i/o	PRINTER data 6	B12	COM2	50	RTS2
A13	PRINTER	5 i/o	PRINTER data 7	B13	COM2	50	TXD2
A14	PRINTER	5 i	acknowledge#	B14	COM2	5 i	CTS2
A15	PRINTER	5 i	busy	B15	COM2	50	DTR2
A16	PRINTER	5 i	paper end	B16	COM2	5 i	RI2
A17	PRINTER	5 i	select	B17	FLOPPY	5 i	index
A18	KBD	5 i/o	Keyboard data	B18	FLOPPY	50	drive select 1
A19	KBD	50	Keyboard clock	B19	FLOPPY	5 i	disk change
A20	MOUSE	5 o	MOUSE clock	B20	FLOPPY	50	motor on 1
A21	MOUSE	5 i/o	MOUSE data	B21	FLOPPY	5 o	direction
A22	POWER		Ground	B22	FLOPPY	50	step impulse
A23	IDE-CH1	5 i/o	IDE HD 0	B23	FLOPPY	50	write data
A24	IDE-CH1	5 i/o	IDE HD 1	B24	FLOPPY	50	write gate
A25	IDE-CH1	5 i/o	IDE HD 2	B25	FLOPPY	5 i	track zero
A26	IDE-CH1	5 i/o	IDE HD 3	B26	FLOPPY	5 i	write protected
A27	IDE-CH1	5 i/o	IDE HD 4	B27	FLOPPY	5 i	read data
A28	IDE-CH1	5 i/o	IDE HD 5	B28	FLOPPY	50	head select
A29	IDE-CH1	5 i/o	IDE HD 6	B29	FLOPPY	50	drive select 0
A30	IDE-CH1	5 i/o	IDE HD 7	B30	FLOPPY	50	motor on 0
A31	IDE-CH1	5 i/o	IDE HD 8	B31	APM	5 i	n.c.
A32	IDE-CH1	5 i/o	IDE HD 9	B32	IDE-CH1	50	IDE RESET#
A33	IDE-CH1	5 i/o	IDE HD 10	B33	APM	5 i	n.c.
A34	IDE-CH1	5 i/o	IDE HD 11	B34	USB	5 i/o	USB-P0+
A35	IDE-CH1	5 i/o	IDE HD 12	B35	USB	5 i/o	USB-P0-
A36	IDE-CH1	5 i/o	IDE HD 13	B36	IDE-CH1	50	A0
A37	IDE-CH1	5 i/o	IDE HD 14	B37	IDE-CH1	50	A1
A38	IDE-CH1	5 i/o	IDE HD 15	B38	IDE-CH1	50	A2
A39	IDE-CH1	50	IDE primary cs0#	B39	IDE-CH1	50	IORDY
A40	IDE-CH1	50	IDE primary cs1#	B40	LCD	50	LCD D32

#### SM520PC Connector J2 Pin 1-40

<u>Remarks:</u>				
$5 \circ = 5V$ output	5 i/o	= 5V input/output		
3 o = 3V output	3 i/o	= 3V input/output		
# = active low signal	o.c. = (	open collector output	NC = not connected	
RES = pin function depending	g of the CF	PU, reserved		

Pin	Group	Volt	Description	Pin	Group	Volt	Description
A41	PRINTER	50	PDACK#	B41	IrDA	50	IrDA TX (Fast)
A42	PRINTER	50	PREQ	B42	IrDA	5 i	IrDA RX (Fast)
A43	IDE-CH1	5 i	IRQ	B43	LCD	5 o	LCD D33
A44	IDE-CH1	50	IOR#	B44	LCD	50	LCD D34
A45	IDE-CH1	50	IOW#	B45	LCD	50	LCD D35
A46	POWER		VCC (5V)	B46	POWER	3 i	Battery 3.0V for RTC
A47	PCI	3 i/o	AD0	B47	PCI	3 i/o	AD16
A48	PCI	3 i/o	AD1	B48	PCI	3 i/o	AD17
A49	PCI	3 i/o	AD2	B49	PCI	3 i/o	AD18
A50	PCI	3 i/o	AD3	B50	PCI	3 i/o	AD19
A51	PCI	3 i/o	AD4	B51	PCI	3 i/o	AD 20 / IDSEL0
A52	PCI	3 i/o	AD5	B52	PCI	3 i/o	AD 21 / IDSEL1
A53	PCI	3 i/o	AD6	B53	PCI	3 i/o	AD 22 / IDSEL2
A54	PCI	3 i/o	AD7	B54	PCI	3 i/o	AD 23 / IDSEL3
A55	PCI	3 i/o	AD8	B55	PCI	3 i/o	AD24
A56	PCI	3 i/o	AD9	B56	PCI	3 i/o	AD25
A57	PCI	3 i/o	AD10	B57	PCI	3 i/o	AD26
A58	PCI	3 i/o	AD11	B58	PCI	3 i/o	AD27
A59	PCI	3 i/o	AD12	B59	PCI	3 i/o	AD28
A60	PCI	3 i/o	AD13	B60	PCI	3 i/o	AD29
A61	PCI	3 i/o	AD14	B61	PCI	3 i/o	AD30
A62	PCI	3 i/o	AD15	B62	PCI	3 i/o	AD31
A63	PCI	30	C-BE0#	B63	PCI	3 i	PIRQA
A64	PCI	30	C-BE1#	B64	PCI	3 i	PIRQB
A65	PCI	30	C-BE2#	B65	PCI	3 i	PIRQC
A66	PCI	30	C-BE3#	B66	PCI	3 i	PIRQD
A67	POWER		VCC (5V)	B67	POWER		VCC (5V)
A68	PCI	30	PCI-CLK1	B68	PCI	30	PCI-CLK2
A69	PCI	3 i	REQ0#	B69	PCI	30	GNT0#
A70	PCI	3 i	REQ1#	B70	PCI	30	GNT1#
A71	PCI	3 i	REQ2#	B71	PCI	30	GNT2#
A72	PCI	3 i	REQ3#	B72	PCI	30	GNT3#
A73	RES	30	ACLED from LAN	B73	POWER		VCC (5V)
A74	PCI	3 i/o	FRAME#	B74	PCI	3 i/o	IRDY#
A75	PCI	3 i/o	TRDY#	B75	PCI	3 i/o	STOP#
A76	PCI	3 i/o	DEVSEL#	B76	PCI	3 i/o	PAR#
A77	PCI	3 i/o	SERR#	B77	PCI	3 i/o	LOCK#
A78	RES	30	LILED from LAN	B78	PCI	30	PCI-RESET#
A79	Core	3 i	Resetinput / POWERgood	B79	ISA	5 i	n.c.
A80	Res		n.c.	B80	ISA	50	DACK7

### SM520PC Connector J2 Pin 41-80

All PCI signals are left open, if the SmartModule does not support the PCI bus.

Remarks:							
$5 \circ = 5V$ output	5 i/o	= 5V input/output					
3 o = 3V output	3 i/o	= 3V input/output					
# = active low signal	o.c. =	open collector output	NC = not connected				
RES = pin function depending of the CPU, reserved							

Pin	Group	Volt	SM586PC	Pin	Group	Volt	SM586PC
A81	LCD	50	LCD D24	B81	USB	5 i/o	USB-P1+
A82	LCD	50	LCD D25	B82	USB	5 i/o	USB-P1-
A83	LCD	50	LCD D26	B83	USB	5 i/o	n.c.
A84	LCD	50	LCD D27	B84	USB	5 i/o	n.c.
A85	LCD	50	LCD D28	B85	ISA	50	LA22
A86	LCD	5 o	LCD D29	B86	ISA	50	LA23
A87	LCD	50	LCD D30	B87	PCI	5 i/o	PERR-
A88	LCD	50	LCD D31	B88	RES	30	n.c.
A89	ELAN		ROMRD	B89	I2C	3 i/o	SMB-DAT
A90	ELAN		ROMWR	B90	I2C	30	SMB-CLK
A91	POWER		3.3V	B91	POWER		3.3V
A92	LAN		Option: LAN-TX+	B92	ISA	5 i	n.c.
A93	LAN		Option: LAN-TX-	B93	ISA	5 i	IOCHCK
A94	LAN		Option: LAN-RX+	B94	ICT	3 i	TCK
A95	LAN		Option: LAN-RX-	B95	ICT	3 i	TDI
A96		3 i	n.c.	B96	ICT	3 i	TDO
A97	CORE		VCC-SUSPEND (+5V)	B97	ICT	3 i	TMS
A98	APM	3 i/o	LAN SUSA	B98	APM	30	VESA -DDA
A99	APM	3 i/o	LAN SUSB	B99	APM	30	VESA – DDC
A100	APM	3 i/o	GPIO2	B100	APM	3 i	GPIO7
A101	VGA	0	analog green	B101	VGA		analog ground
A102	VGA	0	analog blue	B102	VGA	0	Vsynch
A103	VGA	0	analog red	B103	VGA	0	Hsynch
A104	LCD	5 o	LCD ENAVEE	B104	LCD	50	LCD ENAVDD
A105	POWER		GROUND	B105	LCD	50	LCD SHCLK
A106	LCD	5 o	LCD FLM/VS	B106	LCD	50	LCD LP/HS
A107	LCD	50	LCD D12	B107	LCD	50	LCD D0
A108	LCD	50	LCD D13	B108	LCD	50	LCD D1
A109	LCD	50	LCD D14	B109	LCD	50	LCD D2
A110	LCD	50	LCD D15	B110	LCD	50	LCD D3
A111	LCD	50	LCD D16	B111	LCD	50	LCD D4
A112	LCD	50	LCD D17	B112	LCD	50	LCD D5
A113	LCD	50	LCD D18	B113	LCD	50	LCD D6
A114	LCD	50	LCD D19	B114	LCD	50	LCD D7
A115	LCD	50	LCD D20	B115	LCD	50	LCD D8
A116	LCD	50	LCD D21	B116	LCD	50	LCD D9
A117	LCD	50	LCD D22	B117	LCD	50	LCD D10
A118	LCD	50	LCD D23	B118	LCD	50	LCD D11
A119	LCD	50	LCD ENABKL	B119	LCD	50	LCD M
A120	POWER		LCD VCC OUT (3V)	B120	POWER		CPU CORE (Vcc2)

#### SM520PC Connector J2 Pin 81-120

### Remarks:

$5 \circ = 5V$ output	5 i/o	= 5V input/output	
3 $\circ = 3V$ output	3 i/o	= 3V input/output	
# = active low signal RES = pin function depending c		pen collector output U, reserved	NC = not connected

## 6.3 <u>LCD Interface Signaldefinition</u>

Pin	LCD	Mono	Mono	Mono	TFT	TFT	TFT HR	STN	STN	TFT
480BUS	Line	SS 8Bit	DD 8Bit	DD 16Bit	9/12/16Bit	18/24Bit	18/24Bit	DD 8Bit	DD	36Bit
		0002.0							16Bit	002.0
B107	D0	-	UD3	UD7	B0	B0	B00	R1	UR0	O-B0
B108	D1	-	UD2	UD6	B1	B1	B01	G1	UG0	O_B1
B109	D2	-	UD1	UD5	B2	B2	B02	B1	UB0	O-B2
B110	D3	-	UD0	UD4	B3	B3	B03	R2	UR1	O-B3
B111	D4	-	LD3	UD3	B4	B4	B10	G2	LR0	O-B4
B112	D5	-	LD2	UD2	G0	B5	B11	B2	LG0	O-B5
B113	D6	-	LD1	UD1	G1	B6	B12	R3	LB0	E-B0
B114	D7	-	LD0	UD0	G2	B7	B13	G3	LR1	E-B1
B115	D8	P0	-	LD7	G3	G0	G00	B3	UG1	E-B2
B116	D9	P1	-	LD6	G4	G1	G01	R4	UB1	E-B3
B117	D10	P2	-	LD5	G5	G2	G02	G4	UR2	E-B4
B118	D11	P3	-	LD4	R0	G3	G03	B4	UG2	E-B5
A107	D12	P4	-	LD3	R1	G4	G10	R5	LG1	O-G0
A108	D13	P5	-	LD2	R2	G5	G11	G5	LB1	0-G1
A109	D14	P6	-	LD1	R3	G6	G12	B5	LR2	0-G2
A110	D15	P7	-	LD0	R4	G7	G13	R6	LG2	O-G3
A111	D16	-	-	-	-	R0	R00	-	-	0-G4
A112	D17	-	-	-	-	R1	R01	-	-	O-G5
A113	D18	-	-	-	-	R2	R02	-	-	E-G0
A114	D19	-	-	-	-	R3	R03	-	-	E-G1
A115	D20	-	-	-	-	R4	R10	-	-	E-G2
A116	D21	-	-	-	-	R5	R11	-	-	E-G3
A117	D22	-	-	-	-	R6	R12	-	-	E-G4
A118	D23	-	-	-	-	R7	R13	-	-	E-G5
									-	
A81	D24									0-R0
A82	D25									0-R1
A83	D26									0-R2
A84	D27									0-R3
A85	D28									0-R4
A86	D29									0-R5
A87	D30									E-R0
A88	D31									E-R1
B40	D32									E-R2
B43	D33									E-R3
B44	D34									E-R4
B45	D35									E-R5
			-							
A106	VS/FLM	FRAM	S	FLM	VSYN	VSYN	VSYN	YD	YD	VS
		E								
B106	HS/LP	LOAD	CP1	CL1	HSYN	HSYN	HSYN	LP	LP	HS
B105	SHFCLK	CP	CP2	CL2	CK	CK	CK	XCKL	XCK	SH-Clk
B119	М	DF	-	М	ENAB	ENAB	-	-	-	М
		Constic				1010001	LQ10DX0			
PANEL		Generic	LM64P80 SHARP	LCM-5491 SANYO	LQ9D011 SHARP	LQ10D31	1	LM64C03	LM64C0 8	
						SHARP	SHARP	SHARP	Sharp	

## 6.4 <u>CRT Monitor Signaldefinition</u>

Pin:	Name:	Function:
A101	green	analog output green
A102	blue	analog output blue
A103	red	analog output red
B101	gnd	analog ground
B102	vsynch	vertical synchron signal to the CRT
B103	hsynch	horizontal synchron singla to the CRT

## 6.5 <u>Connector Specifications</u>

The DIGITAL LOGIC AG smartModule-520PC module connectors are surface mount 0.635mm pitch, 240pin connectors.

Parameter:	Condition:	Specification:
Material:	Contact:	Beryllium Copper
	Housing:	Thermoplast Molded
Electrical:	Current:	0.5 Amp
	Voltage:	100 VAC
	Termination Resistance:	20mOhms
	Insulation Resistance:	500MOhm
Mechanical:	Mating Cycles:	50
	Connector Mating Force:	1N per contact
	Connector Unmating Force:	0.4N per contact
	Pitch:	0.635mm
	Number of pins:	240

The manufacturer of the connector is:

Source on SM520PC module *:	Part-Name:	Part-Number:
On customers board to hold a SM520PC h=5mm		
MOLEX 240pin		(53475-2409 *)
	Alternatives:	
	h=6mm (PCB-PCB)	(53467-2409 *)
	h=7mm (PCB-PCB)	(53481-2409 *)
SM520PC connector h=5mm		
MOLEX 240pin	Mating connector	52760-2409

\* Only as a reference.

## 6.6 <u>Thermal Specifications</u>

Each product will undergo a BurnIn-Test of 10 cycles of 30 min. between the operating temperatures of  $-25^{\circ}$ C to  $+70^{\circ}$ C or higher if extended ranges are required.

The critical point is to meet the max. Tcase temperature of the CPU.

This temperature is specified by 110°C for the SQFP case. The tables show the allowable ambient temperature at various airflows and with different heatsink configurations.

CPU: 586 T (case) =  $90^{\circ}$ C Power consumption: 4W

CPU frequency	Air temperature	T case no Airflow 0 m/sec	T case Airflow 3 m/sec	T case Airflow 6 m/sec
133MHz	70°C			

These values have to be definitely defined when having series status !

# 7 DESIGNIN BLOCK SCHEMATICS

### ATTENTION:

Very important information for smartModule integrators.

- 1. The minimum schematics to operate with the smartModule-586PC is described further on. Place on the 5Volt line 10x 100nF capacitors nearest possible at the powerpins.
- 2. Place on the 5Volt line  $4 \times 100 \text{ uF}/16\text{ V}$  and  $2 \times 330 \text{ µF}$  tantal capacitors.
- 3. Use a separate ground and 5Volt plane in the OEM PCB.
- 4. If 3.3V DRAM extension are used, integrate a 3.3V powerplane to supply the DRAMs and other 3.3V parts.

The 3.3V supply may be loaded with max. 300mA.

Place also on the 3.3V plane 5 to 10 x 100nF and 2 x  $100\mu$ F capacitors, nearest possible to the supply pins of each components.

Place the DRAMs directly under the smartModule.

- 5. To meet all EMI/EMC parameters, place on every peripheral line (go to external cables) a ferrite (TDK) and a 47pF capacitor to ground.
- 6. All generic pullup resistor should be 10k typ
- 7. All generic buffers are recommended to be 74HCT245/244 or 74ABT245/244 type.
- 8. If using SODIMM's, please refer to our overview list, which is also on our CD. Cleaning the contacts on the SODIMM and the socket with e.g. pure alcohol is highly recommended to may eliminate memory errors.
- 9. For any questions, we are providing a DesignIn support. Please fill out the form in chapter 1.6 to initialize a DesignIn support

## 7.1 <u>The Chipsset ELAN520 from AMD</u>

### 7.1.1 Architecture overview

This chapter is intended to provide you with all the informations you may need if you want to extend the basic SM520 design, like using more DRAM or connecting a variety of peripherals using the interfaces provided by the smart module itself...

The interfaces to SM520PC/X can be further divided like this:

- Power supply
- DRAM bus connected to North-Bridge of ELAN520
- ISA Bus (can be designed as PC/104 standard connection)
- PCI Bus (PCI 2.1 compliant 33MHz) and internal PCI masters like USB and IDE
- Devices connected to Super/IO integrated in SM520PCX like Keyboard, Mouse, Serial and parallel port, Infrared devices, Floppy Disk
- General Purposes I/O

The following figure show the available interfaces to the SM520PC/X



The ELAN520 is a complete "pc in a chip" solution as you can be seen in chapter xxx. That means that the only standard elements required to reach functionality are power supply and interface connectors to SM480Bus. In the following chapters, the basic connectors and power supply you need are described further on.

In case additional feature for the SM520PCX carrier board should be needed, like additional DRAM, devices on ISA or PCI bus, the following chapters provide basic schematics like the one to be found on Digital-Logic product using SM520PCX as a core unit.

### 7.1.2 DRAM Interface

The DRAM interface is a 32-bit data path that supports Synchronous DRAM (SDRAM) memory. The DRAM controller inside the Chipset is capable of generating 3-1-1-1 for posted writes for any type of DRAM that is used. While read performance is 6-1-1-1 for SDRAM.

### 7.1.3 PCI Interface

The PCI interface is 2.1 compliant and supports up to four PCI bus masters in addition to the Southbridge bus master requests.

### 7.1.4 PCI Bus Signals

The smartModule supports 3.3 and 5V PCI.

An 8.2 K $\Omega$  - 10 K $\Omega$  pull-up to V\_3S should be placed on the CLKRUN# signal.

### 7.1.5 Design Considerations

The smartModule supports up to four PCI masters with its REQ[3:0]#/GNT[3:0]# pairs. The PCI bus supports up to 10 PCI loads. PCI components soldered on the motherboard add one load each; and each PCI connector adds approximately 2 loads. A design with four PCI slots and no motherboard devices uses all available PCI loads. When all four REQ[3:0]#/GNT[3:0]# pairs are used, simulation is required to ensure that the PCI Bus Specification Rev. 2.1 timings are met. It is recommended, per PCI specification, that the design have series resistors (~100 $\Omega$ ) on each of the PCI connector IDSEL lines.

#### PCI Bus Signals Resistor Values

Name	Termination Resistor ( $\Omega$ )	Pull-up (Pull-down) Resistor (Ω) ex-
		ternal used
AD[31:0]	None	None
C/BE[3:0]	None	None
FRAME#	None	10 K pull-up to V_3S
DEVSEL#	None	10 K pull-up to V_3S
IRDY#	None	10 K pull-up to V_3S
TRDY#	None	10 K pull-up to V_3S
STOP#	None	10 K pull-up to V_3S
REQ[4:0]#	None	10 K pull-up to V_3S if unused
GNT[4:0]#	None	10 K pull-up to V_3S if used
PHOLD#	None	10 K pull-up to V_3S
PHLDA#	None	10 K pull-up to V_3S
PAR	None	None
SERR#	None	10 K pull-up to V_3S
CLKRUN#	None	8.2 ~ 10 K pull-up to V_3S
PCIRST#	33 (see "PCI Bus Signals")	None
PLOCK#	None	10 K pull-up to V_3S

### 7.1.6 PCI Signal Descripitons

Name	Туре	Voltage	Description
AD[31:0]	I/O PCI	V_3	Address/Data: The standard PCI address and data lines. The address is driven with FRAME# assertion, and data is driven or received in following clocks.
C/BE[3:0]#	I/O PCI	V_3	Command/Byte Enable: The command is driven with FRAME# asser- tion, and byte enables corresponding to supplied or requested data are driven on the following clocks.
FRAME#	I/O PCI	V_3	Frame: Asseriton indicates the address phase of a PCI transfer. Nega- tion indicates that one more data transfers are desired by the cycle initiator.
DEVSEL#	I/O PCI	V_3	Device Select: This signal is driven by the 443TX Host Bridge when a PCI initiator is attempting to access DRAM. DEVSEL# is asserted at medium decode time.
IRDY#	I/O PCI	V_3	Initiator Ready: Asserted when the initiator is ready for data transfer.
TRDY#	I/O PCI	V_3	Target Ready: Asserted when the target is ready for a data transfer.
Stop#	I/O PCI	V_3	Stop: Asserted by the target to request the master to stop the current transaction.

### PCI Signal Descriptions (continued)

Name	Туре	Voltage	Description
PLOCK#	I/O PCI	V_3	Lock: Indicates an exclusive bus operation and may require multiple transactions to complete. When LOCK# is asserted, non-exclusive transactions may proceed. The 443TX supports lock for CPU initiated cycles only. PCI initiated locked cycles are not supported.
REQ[4:0]#	I PCI	V_3	PCI Hold: PCI master requests for PCI.
GNT[4:0]#	O PCI	V_3	PCI Grant: Permission is given to the master to use PCI.
PHOLD#	I PCI	V_3	PCI Hold: This signal comes from the expansion bridge; it is the bridge request for PCI. The 443TX Host Bridge will drain the DRAM write buffers, drain the processor-to-PCI posting buffers, and acquire the host bus before granting the request via PHLDA#. This ensures that GAT timing is met for ISA masters. The PHOLD# protocol has been modified to include support for passive release.
PHLDA#	O PCI	V_3	PCI Hold Acknowledge: This signal is driven by the 443TX Host Bridge to grant PCI to the expansion bridge. The PHLDA# protocol has been modified to include support for passive release.
PAR#	I/O PCI	V_3	Parity: A single parity bit is provided over AD[31:0] and C/BE[3:0]#.
SERR#	I/O PCI	V_3	System Error: The 443TX asserts this signal to indicate an error condi- tion. Please refer to the Intel 430TX AGPset datasheet (Order Number 290633-001) for further information.
CLKRUN#	I/O D PCI	V_3	Clock Run: An open-drain output and also an input. The 443TX Host Bridge requests the central resource (PIIX4E) to start or maintain the PCI clock by asserting CLKRUN#. The 443TX Host Bridge tri-states CLKRUN# upon deassertion of Reset (since CLK is running upon deas- sertion of Reset).
PCI_RST#	I CMOS	V_3	Reset: When asserted, this signal asynchronously resets the 443TX Host Bridge. The PCI signals also tri-state, compliant with PCI Rev 2.1 specifications.

## 7.2 <u>Powermanagement</u>

The ELAN520 has no implemented Powermanagement system.

## 7.3 <u>Clocks</u>

Series matching resistors are required. Resistor Value: 10 ohms Placement: As near as possible to the driver pin (less than 1").

## 7.4 ITP / JTAG Signals

Name	Туре	Voltage	Description
TDO	0	V_CPUPU	JTAG Test Data Out: Serial output port TAP instructions and data
			are shifted out of the processor from this port
TDI	1	V_CPUPU	JTAG Test Data In: Serial input port. TAP instructions and data
			are shifted into the processor from this port.
TMS	1	V_CPUPU	JTAG Test Mode Select: Controls the TAP controller change se-
			quence.
TCLK	1	V_CPUPU	JTAG Test Clock: Testability clock for clocking the JTAG bound-
			ary scan sequence.
TRST#	1	V_CPUPU	JTAG Test Reset: Asynchronously resets the TAP controller in the
			processor.
VCCT	0	V_Core	GTL+ Termination Voltage: Used by the POWERON pin on the
			ITP debug port to determine when target system is on.
			POWERON pin is pulled up using a $1K\Omega$ resistor to VTT.

## 7.5 PCI Bus Signals

All unused general purpose inputs (GPIs) should be pulled to a valid logic level with a 10- KΩ resistor.
 When pulled high, they should be pulled to V\_3S expect for the GPIs that are in the V<sub>CC</sub> (SUS) well.

### PCI Bus Signal Resistor Values, (onboard smartModule)

Name	Termination Resistor ( $\Omega$ )	Pull-up (pull-down) Resistor (Ω)
Unused GPIs	None	10 K to a valid level
IDSEL signals	100	None
PIRQ[A:D]#	None	10 K Pull-up to V_3S
SDONE	None	10 K Pull-up to V_3S
SBO#	None	10 K Pull-up to V_3S
FRAME#	None	10 K Pull-up to V_3S
TRDY#	None	10 K Pull-up to V_3S
STOP#	None	10 K Pull-up to V_3S
IRDY#	None	10 K Pull-up to V_3S
DEVSEL#	None	10 K Pull-up to V_3S
PLOCK#	None	10 K Pull-up to V_3S
PERR#	None	10 K Pull-up to V_3S
SERR#	None	10 K Pull-up to V_3S
REQ64#	None	10 K Pull-up to V_3S
ACK64#	None	10 K Pull-up to V_3S
PCIREQ[D:A]#	None	10 K Pull-up to V_3S
REQ[A:C]#	None	10 K Pull-up to V_3S

## 7.6 ISA/EIO Signals

#### **ISA/EIO Signal Resistors Values**

Name	Termination Resistor ( $\Omega$ )	Pull-up (pull-down) Resistor ( $\Omega$ )
SAD15:0]	None	10 K Pull-up to V_3S
MEMR#	None	1 K Pull-up to V_3S
MEMW#	None	1 K Pull-up to V_3S
IOR#	None	1 K Pull-up to V_3S
IOW#	None	1 K Pull-up to V_3S
IOCS16#	None	1 K Pull-up to V_3S
IOCHRDY	None	1 K Pull-up to V_3S
MEMCS16#	None	1 K Pull-up to V_3S
REFRESH#	None	1 K Pull-up to V_3S
ZEROWS#	None	1 K Pull-up to V_3S
IRQx	None	10 K Pull-up to V_3S (see above)
DRQx	None	4.7 K (Pull-down)
SIRQ	None	10 K Pull-up to V_3S
IOCHK#	None	4.7 K Pull-up (if using ISA bus)

## 7.7 USB Interface

## 7.8 IDE Interface

- 5.6 KΩ pull-down resistors on PDDREQ and SDDREQ.
- 1 KΩ pull-up resistors on PIORDY and SIORDY.
- 470 KΩ pull-down resistors on pin 28 of the IDE connector (CSEL). Support Cable Select (CSEL) is a
  PC97 requirement. The state of the cable select pin determines the master/slave configuration of the
  hard drive at the end of the cable.
- The primary IDE connector uses IRQ14, and the secondary IDE connector uses IRQ15.
- The ATA-4 specification requires 33 Ω series terminating resistors on P/SDIOR, P/SDIOW#, P/SDCS[1,3]#, P/SDA[2:0], P/SDDACK# and P/SDD[15:0]. These series termination resistors should be placed as close as possible to the PIIX4E.
- For Ultra-DMA enabled systems, the ATA-4 specification also requires 82 Ω series termination resistors on P/SDDREQ, INTRQx and P/SIORDY. These series terminating resistors should be placed as close as possible to the chipset.
- When the distance between the Southbridge and connector is greater than 4", the terminating resistors should be placed within 1" of the Southbridge.
- When using the ISA reset signal RSTDRV from the Southbridge, it should be routed through a Schmitt trigger for RESET# signals.
- Ground pins 19, 2, 22, 24, 26, 30, 40 of both ATA connectors.
- Pins 20 and 34 of both ATA connectors should be left unconnected.
- According to ATA-4 specification, a 10 KΩ pull-down resistor is required on DD7 to allow a host to recognize the absence of a device at power-up.
- Both IDE devices should connect to IRQ14.
- CSEL connected (pin 28) together between the two ATA connectors and be pulled down with a 470 Ω resistor to meet PC97 requirement.
- DIAG (pin 34) connected together between the two ATA connectors.

Name	Termination Resistor ( $\Omega$ )	Pull-up (pull-down) Resistor ( $\Omega$ )
PDDREQ	33 (82 for Ultra DMA)	5.6 K (pull-down)
PIORDY	82 (Ultra DMA only)	1 K Pull-up
CSEL (Pin 28)	None	470 (pull-down)
All signals to the IDE connector	33	None
DD7	33	10 K (pull-down)

### IDE Interface Signal Resistor Values

## 7.9 BIOS to Flash Memory Interface

• 2 Mbits of flash is usually all that is required to support the ELAN520 in all configurations. These are the recommendations for an Intel 28F200BV flash part.

# 8 ELAN520's – BIOS

More details are available in the separate BIOS manual on our CD and homepage !

# 9 SAMPLES SCHEMATICS SMXXPC-DK

On the following pages, one will see the schematic for the SM520PC development kit.









# 10 INDEX

В	
Battery battery current BIOS CMOS BIOS ROM <b>BUS</b>	19 19 21 20 12
C	
CMOS CMOS Setup <b>Coprocessor</b> <u>CRT Displays</u>	21 29 11 56
D	
DesignIn Dog Download the VGA-BIOS	66 12 30
E	
EEPROM Memory for Setup EMI / EMC	20 13
F	
Floppy disk	11
Н	
Harddisk list Harddisk List	28 21
I	
I/O map IDE interface interfaces interrupt 15h Interrupt Controllers IrDA	33 11 12 61 17, 86 75

J	
jumpers	64
L	
LCD Controller LED criterions	55 65
М	
Mechanical Dimensions memory address MAP	66, 69, 70 32
Р	
PCI Devices Power Supply	91 12
R	
Real time clock Remote function ROM-BIOS <b>RTC-Address MAP</b>	19 63 20 19
S	
SFI Signaldefinition smart480 bus SODIMM Special Function Interface Specifications	61 78 71 80 61 11
V	
VGA VGA BIOS	55 31
W	
Watchdog WatchDOG	19 63