

LIYAN PROGRAMMABLE LOGIC CONTROLLER

***LYPLC***


***Ex1      Ex2***

USER'S    MANUAL

**CAUTION:**


1. A suitable enclosure is required to provide the necessary level of safety and environmental protection and spacing for mounting is needed for safety.
2. Removal of any module while the equipment is in operation can affect safety related to electrical shock, fire hazard and electrical damage.
3. Incorrect connections of power to the supply(ies), reverse polarity, improper voltage level and/or frequency and improper lead connection will lead to electric shock and fire hazards.
4. Connecting to SELV (Safety extra low voltage) circuit only to all the terminals other than those for hazardous voltages.

## ◎ Master Unit & Expansion Unit




- Master unit, Expansion I/O unit, Expansion module and EXADP communication module all can assembly to ① (35mm)
- Open ③ connector cover, connected master unit and expansion i/o unit or expansion module.
- Open ② connector cover, connected master unit and EXADP communication module.
- ④ is the LED monitor of input relay, output relay, power, run status and error status.
- ⑤ is the terminal of input relay, ⑥ is the terminal of output relay.
- ⑦ is EEPROM card.


## EX □ - 32 M R - □



## ◎ Dimension (mm)



## ◎ Configuration of systems





## ◎ Performance Specification

ITEM		Ex1s	Ex1n, Ex2n
Operating control method		Cyclic operation by stored program	
I/O control method		Batch processing method (when END instruction is executed)	
Operation time		Basic instruction 0.5us, Applied instruction from 2us to several 100us.	
Programming language		Relay symbolic language + Step ladder	
Program capacity / memory		8000 steps ( built in EEprom )	
Number of instruction		Basic instruction:27, Step ladder instruction:2, Applied instruction:106(1s) 108(1n) 119(2n)	
Input Relay		Ex1s:X00~X17, Ex1n:X000 ~ X177 (Sink/Source DC24V 7mA photo coupler isolation)	
Output Relay		Ex1s:Y00~Y17, Ex1n:Y000 ~ Y177 (Relay : AC250V/1A or Transistor : DC30V/0.5A)	
Auxiliary Relay (M)	Latched	M000 ~ M499 ( EEprom backup )	M000 ~ M499 ( EEprom backup )
	General	M500 ~ M1535 (no backup)	M500 ~ M1535 (no backup)
	Special	M8000 ~ M8255 (no backup)	M8000 ~ M8255 (no backup)
State Relay (S)	Latched	S000 ~ S499 ( EEprom backup )	S000 ~ S499 ( EEprom backup )
	General	S500 ~ S999 (no backup)	S500 ~ S999 (no backup)
Timer (T)	100 msec	T000 ~ T199 (no backup)	T000 ~ T199 (no backup)
	10 msec	T200 ~ T245 (no backup)	T200 ~ T245 (no backup)
	1 ms integration	4 points, T246 ~ T249 (EEPROM backup)	4 points, T246 ~ T249 (EEPROM backup)
	100 ms integration	6 points, T250 ~ T255 (EEPROM backup)	6 points, T250 ~ T255 (EEPROM backup)
	Analog	2 points (Define by user)	2 points (Define by user)
Counter (C)	16bits Counter	Latched C00 ~ C31 (EEprom backup)	Latched C00 ~ C31 (EEprom backup)
		General C32 ~ C199	General C32 ~ C199
	32bits Counter	General C200 ~ C215	General C200 ~ C215
		Latched C216 ~ C255 (EEprom backup)	Latched C216 ~ C255 (EEprom backup)
Data Register	High Speed Counter	6 points : X0 ~ X5 ; X0 or X1 for 1 phase 60KHz , X2 ~ X5 for 1phase 10KHz X0 and X1 for 2 phase 30KHz , X2 ~ X5 for 2phase 5KHz	
	Latched	D000 ~ D255 (EEprom backup)	
	General	D256 ~ D3999 (can used FNC(12) MOV stored at EEPROM)	
Index	Special	D8000 ~ D8255 (no backup)	
		V0 ~ V7, Z0 ~ Z7	
Pointer (P)	JMP, CALL	P000 ~ P127	
Pointer (I)	Interrupt ( I )	I0xx ~ I8xx	
Nest	Nest (N)	N0 ~ N7	
Communication Interface The 2-nd port (Option)		RS-232C & RS-232C/RS-422, RS-485	RS-232C & RS-232C/RS-422, RS-485
Calendar	(Option)	Week, Year, Month, Day, Hour, Minute, Second	
Constant(K)	Decimal	16 bits: -32,768 ~ +32,767	
		32 bits: -2,147,483,648 ~ +2,147,483,647	
Constant(H)	Hexadecimal	16 bits: 0000h ~ FFFFh	
		32 bits: 00000000h ~ FFFFFFFFh	



## ◎ General Specification

Item	Description
Source Voltage	100~240VAC 50/60 Hz
Supply current	24VDC / 800 mA
Momentary power failure	Keep operation in 10 ms
Breakdown voltage	AC1500/1min (between output terminal and frame ground terminal)
Isolation resistance	DC500v/5mΩ
Noise Impedance	Noise voltage: 1000Vp-p, noise width: 1 us
Grounding	Class 3 ground
Ambient Temperature	0 ~ 55°C
Ambient humidity	35 ~ 85 RH (without condensation)
Atmosphere	Must be free from corrosive gasses

### ◎ Input Specification

Item	DC input (Sink)	DC input (Source)
Circuit		
Input voltage	DC24V+10%, -15%	DC24V+10%, -15%
Input current	7mA / DC24V	7mA / DC24V
Impedance	3.3 K $\Omega$	3.3 K $\Omega$
Response time	About 10 ms (X00~X07 High Speed)	About 10 ms (X00~X07 High Speed)
Input pattern	No voltage contact or NPN open collector	No voltage contact or PNP open collector
Circuits isolation	Photo coupler	Photo coupler

### ◎ Output Specification

Item	Relay output	Transistor output
Circuit		
Load voltage	Under AC250V DC30V	DC5V ~ 30V
Rated current	2A / 1 point	0.5A / 1 point
Rated capacity	100W	12W
Response time	About 10ms	Under 1 ms
Circuits isolation	Machine isolation	Photo coupler


### ◎ Note of Output Specification

Ex1s Ex1n Transistor output module haven't pulled high resistor 2.2K

### ◎ Source Power Wiring Diagram ( NPN Mode )

(24⊕, 24⊖ is output power source from PLC)


100~240VAC 50/60Hz



### ◎ Source Power Wiring Diagram ( PNP Mode )

(24⊕, 24⊖ is output power source from PLC)


100~240VAC 50/60Hz



◎ 16MR Type Terminal Signal ( $24\oplus \rightarrow$  S/S is NPN mode ,  $24\ominus \rightarrow$  S/S is PNP mode)

( $24\oplus$ ,  $24\ominus$  are output power source from PLC)


100~240VAC 50/60Hz



◎ 16MR Type Terminal Signal (PNP mode Source)

( $24\oplus$ ,  $24\ominus$  are output power source from PLC)


100~240VAC 50/60Hz



◎ 14MT Type Terminal Signal and Wiring Diagram

( $24\oplus$ ,  $24\ominus$  are output power source from PLC)

100~240VAC 50/60Hz






## © 14MT Type Terminal Signal and Wiring Diagram

(24 $\oplus$ , 24 $\ominus$  are output power source from PLC)


100~240VAC 50/60Hz



© 14MT Type Terminal Signal and Wiring Diagram (24 $\oplus$   $\rightarrow$  S/S is NPN mode, 24 $\ominus$   $\rightarrow$  S/S is PNP mode)

(24 $\oplus$ , 24 $\ominus$  are output power source from PLC)


100~240VAC 50/60Hz



© 14MT Type Terminal Signal and Wiring Diagram (24<sup>+</sup> → S/S is NPN mode, 24<sup>-</sup> → S/S is PNP mode)

(24 $\oplus$ , 24 $\ominus$  are output power source from PLC)


100~240VAC 50/60Hz



◎ 24MR Type Terminal Signal ( $24\oplus \rightarrow$  S/S is NPN mode,  $24\ominus \rightarrow$  S/S is PNP mode)

( $24\oplus$ ,  $24\ominus$  are output power source from PLC)


100~240VAC 50/60Hz



◎ 24MT Type Terminal Signal and Wiring Diagram ( $24\oplus \rightarrow$  S/S is NPN mode,  $24\ominus \rightarrow$  S/S is PNP mode)

( $24\oplus$ ,  $24\ominus$  are output power source from PLC)


100~240VAC 50/60Hz



◎ 24MT Type Terminal Signal and Wiring Diagram ( $24\oplus \rightarrow$  S/S is NPN mode,  $24\ominus \rightarrow$  S/S is PNP mode)

( $24\oplus$ ,  $24\ominus$  are output power source from PLC)


100~240VAC 50/60Hz



◎ 32MR Type Terminal Signal ( $24\oplus \rightarrow$  S/S is NPN mode,  $24\ominus \rightarrow$  S/S is PNP mode)

( $24\oplus$ ,  $24\ominus$  are output power source from PLC)


100~240VAC 50/60Hz



◎ 32MT Type Terminal Signal and Wiring Diagram ( $24\oplus \rightarrow$  S/S is NPN mode,  $24\ominus \rightarrow$  S/S is PNP mode)

( $24\oplus$ ,  $24\ominus$  are output power source from PLC)


100~240VAC 50/60Hz



◎ 32MT Type Terminal Signal and Wiring Diagram ( $24\oplus \rightarrow$  S/S is NPN mode,  $24\ominus \rightarrow$  S/S is PNP mode)


( $24\oplus$ ,  $24\ominus$  are output power source from PLC)

100~240VAC 50/60Hz




◎ 16EX Type Terminal Signal (24V → S/S is NPN mode, 24G → S/S is PNP mode)

(24V, 24G are external power source input terminal)




◎ 16ER, 16ET Type Terminal Signal (24V → S/S is NPN mode, 24G → S/S is PNP mode)

(24V, 24G are external power source input terminal)




◎ 16EYR, 16EYT Type Terminal Signal ( not need external power source input)




◎ 24ER, 24ET Type Terminal Signal (24V → S/S is NPN mode, 24G → S/S is PNP mode)

(24V, 24G are external power source input terminal)




◎ 32ER, 32ET Type Terminal Signal (24V → S/S is NPN mode, 24G → S/S is PNP mode)

(24V, 24G are external power source input terminal)




◎ 8EX Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ 485ADP, 485LNK Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ 8ER, 8ET Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ 1PG Type Terminal Signal

(24V → S/S are NPN mode, 24G → S/S are PNP mode)




◎ 8EYR, 8EYT Type Terminal Signal

(not need external power source input)




◎ LTOC Type Terminal Signal




◎ 232ADP Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ CTOL Type Terminal Signal




◎ 2DA Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ 2AD Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ 8AD Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ 2TC Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ 8TC Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ 2LD Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ 4AD Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ 2PT Type Terminal Signal

(24V, 24G are external power source input terminal)




◎ 4TC Type Terminal Signal


(24V, 24G are external power source input terminal)




## ◎ Note for Wiring



&lt;drawing 1&gt;


























- ◆ To use terminal as left drawing 1
- ◆ Don't wire it to the mark ( • ) of terminal.
- ◆ Can't use the same cable for the signal wire of input and output.
- ◆ Don't put the signal cable of input and output with power cable at the same tube.
- ◆ The expansion module with power device, so can't wire the 24⊕ of expansion module to the 24⊕ of master.
- ◆ There is no power device in expansion I/O unit, so have to connect 24⊕ of master unit to 24V or 24I of expansion I/O unit, otherwise can't input signal.
- ◆ If there is no enough space, but have to arrange it to two lines, then can install wire extension module (50cm length of Ex1nNEXT-50 or 80cm length of Ex1nNEXT-80), as left drawing 2.
- ◆ In principle, when system is more than 128 points, then have to install power extension module (ExPower-E), as below drawing.








## © List of Basic Instruction

Symbol	Function	Circuit & Devices
<b>LD</b> LoaD	Each logic start A contact	 X,Y,M,S,T,C
<b>LDI</b> LoaD Inverse	Each logic start B contact	 X,Y,M,S,T,C
<b>AND</b> AND	Serial connection A contact	 X,Y,M,S,T,C
<b>ANI</b> ANd Inverse	Serial connection B contact	 X,Y,M,S,T,C
<b>OR</b> OR	Parallel connection A contact	 X,Y,M,S,T,C
<b>ORI</b> OR Inverse	Parallel connection B contact	 X,Y,M,S,T,C
<b>ANB</b> ANd Block	Serial connection of Parallel circuit	
<b>ORB</b> OR Block	Parallel connection of serial circuit	
<b>OUT</b> OUT	Final operation coil drive	 Y,M,S,T,C
<b>LDP</b> LoaD rising Pulse	Initial logical operation Rising edge pulse	 X,Y,M,S,T,C
<b>LDF</b> LoaD Falling pulse	Initial logical operation Falling edge pulse	 X,Y,M,S,T,C
<b>ANDP</b> AND Pulse	Serial connection of Rising edge pulse	 X,Y,M,S,T,C
<b>ANDF</b> AND Falling	Serial connection of Falling edge pulse	 X,Y,M,S,T,C
<b>ORP</b> OR Pulse	Parallel connection of Rising edge pulse	 X,Y,M,S,T,C
<b>ORF</b> OR Falling	Parallel connection of Falling edge pulse	 X,Y,M,S,T,C
<b>NOP</b> NOP	No operation	N/A
<b>PLS</b> PULSE	Rising edge pulse	
<b>PLF</b> PLF	Falling edge pulse	
<b>SET</b> SET	Set a bit device Permanently ON	
<b>RST</b> ReSeT	Reset a bit device Permanently OFF	
<b>MC</b> Master Control	Denote the start of Master control block	
<b>MCR</b> Master Control Reset	Denote the end of Master control block	
<b>INV</b> INVerse	Invert the current result of the internal PLC operations	
<b>MPS</b> PuSh	Push the result of operation to stack	
<b>MRD</b> ReaD	Read the result of operation from stack	
<b>MPP</b> PoP	Pop & remove the Result from stack	
<b>END</b> END	Main program end	Forced the current program scan to step 0


♣ : Special Auxiliary Relay

## © Load &amp; Load Inverse &amp; Out Instruction


EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
<b>LD</b>	LoaD	 X,Y,M,S,T,C	1
<b>LDI</b>	LoaD Inverse	 X,Y,M,S,T,C	1
<b>OUT</b>	OUT	 Y,M,S,T,C	1

- ◆ If each logic line start an NO contact, use the LD instruction.





- ◆ If each logic line start an NC contact, use the LDI instruction.




- ◆ When use hand held programmer, the space key needs to be pressed to enable the constant to be entered.

## © AND &amp; AND Inverse Instruction



EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
<b>AND</b>	AND	 X,Y,M,S,T,C	1
<b>ANI</b>	ANd Inverse	 X,Y,M,S,T,C	1

- ◆ If an NO contact is connected in series, use the AND instruction.





- ◆ If an NC contact is contacted in series, use the ANI Instruction.




## ◎ OR & OR Inverse Instruction


EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
<b>OR</b>	OR	 X,Y,M,S,T,C	1
<b>ORI</b>	OR Inverse	 X,Y,M,S,T,C	1

- ◆ If an NO contact is connected in parallel, use the OR instruction.




- ◆ If an NC contact is connected in parallel, use the ORI instruction.




## ◎ ANB Instruction

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------


Mnemonic	Instruction	Symbol & Device	Step number
<b>ANB</b>	ANd Block	 N/A	1

- ◆ Serial connection of parallel circuit, use the ANB




## ◎ ORB Instruction

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------



Mnemonic	Instruction	Symbol & Device	Step number
<b>ORB</b>	OR Block	 N/A	1


- ◆ Serial connection of parallel circuit, use the ORB



© Load Pulse & Load Falling Pulse Instruction

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
LDP	LoaD rising Pulse	 X,Y,M,S,T,C	2
LDF	LoaD Falling pulse	 X,Y,M,S,T,C	2



```
0  LDP  X  0
2  OR   X  1
3  OUT  M 100
4  LDF  X  0
6  OUT  Y  0
```

Basic points to remember:



- ◆ Connect LDP and LDF instructions directly to the left hand bus bar.
- ◆ Or use LDP and LDF instructions to define a new block of program when use ORB and ANB instructions (see later sections).
- ◆ LDP is active for one program scan after the associated device switches from OFF to ON.
- ◆ LDF is active for one program scan after the associated device switches from ON to OFF.


Single Operation flags M2800 to M3071

- ◆ When the pulse operation instructions used with auxiliary relays M2800 to M3071, only activate the first instruction encountered in the program scan, after the point in the program where the device changes. Any other pulse operation instructions will remain inactive.
- ◆ This is useful for use in STL programs (see chapter 3) to perform single step operation using a single device.
- ◆ Any other instructions (LD, AND, OR, etc.) will operate as expected.

© AND Pulse & AND Falling Pulse Instruction

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
ANDP	AND Pulse	 X,Y,M,S,T,C	2
ANDF	AND Falling pulse	 X,Y,M,S,T,C	2



0	LD	M	40
1	OR	X	1
2	ANDP	T	10
4	OUT	M	100
5	LDF	X	0
6	ANDF	C	0
8	OUT	Y	4

Basic points to remember:



- ◆ Use the ANDP and ANDF instructions for the serial connection of pulse contacts.
- ◆ Usage is the same as for AND and ANI; see earlier.
- ◆ ANDP is active for one program scan after the associated device switches from OFF to ON.
- ◆ ANDF is active for one program scan after the associated device switches from ON to OFF.


Single operation flags M2800 to M3071:

- ◆ When used with flags M2800 to M3071, only the first instruction will activate.

© OR Pulse & OR Falling Pulse Instruction

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
ORP	OR Pulse	 X,Y,M,S,T,C	2
ORF	OR Falling pulse	 X,Y,M,S,T,C	2



Basic points to remember:


- ◆ Use the ORP and ORF instructions for the parallel connection of pulse contacts.
- ◆ Usage is the same as for OR and ORI; see earlier.
- ◆ ORP is active for one program scan after the associated device switches from OFF to ON.
- ◆ ORF is active for one program scan after the associated device switches from ON to OFF.

Single operation flags M2800 to M3071

- ◆ When used with flags M2800 to M3071, only the first instruction will activate.

## © NOP &amp; END Instruction

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
<b>NOP</b>	NOP	N/A	1
<b>END</b>	END		1

**NOP Instruction**

- ◆ After the program “all clear operation” is executed, all instructions in the program are over written with NOP's.

**END INSTRUCTION**

- ◆ Insert this instruction at the end of a program and program return to step 0.
- ◆ If missing this instruction, then program can't be executed.

**NOTE :**

1:Program a circuit from its up to down and left to right.

2:Output relay can't be connected directly from the bus bar.


If necessary, connect it through the N/C contact of special auxiliary relay M8000.

3:I/O relay, inside auxiliary relay, TIM/OUT the number of contact that can be used per output relay is not limited.


4:Behind the output coil can not in addition contact; Two or more output coils can be connected in parallel.

© Multiplex output circuit

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
MPS	Memory PuSh		1
MRD	Memory ReaD		1
MPP	Memory PoP		1



- ◆ In LYPLC EX series, there are (11) stack memory space can store operation result, so MPS instruction may be used up to (11) times continuously.
- ◆ MPS: Push the operation result into stack and the stack pointer increment by 1.
- ◆ MRD: Read the operation result from stack and the stack pointer unchanged.
- ◆ MPP: Pop the operation result from stack. First the stack pointer decrement by 1.
- ◆ MPS,MRD,MPP are all no operand.






© Master Control ( MC/MCR )

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
MC	Master control		2
MCR	Master Control Reset		1




- ◆ N is the nesting level number.
- ◆ The MC/MCR instructions are used in pairs when branch a circuit to plural OUT instruction.
- ◆ When the MC condition is ON, the state of each relay is the same as in an ordinary circuit with out MC/MCR instruction.
- ◆ When the MC condition is OFF, the state of each relay between the MC and MCR instruction is as following:


Time, Device for OUT	Reset & OFF
Counter, Device for SET	Hold present state

- ◆ Be sure that an LD/LDI instruction will be always following MC/MCR instruction.

© Inverse ( INV )

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
INV	INVerse	 N/A	1



0

LD

X

0

1

**PLS**

M

0

3

LD

M

0

4

SET

Y

0

5

LD

X

1

6

**PLF**

M

1

8

LD

M

1

9

RST

Y

0

Basic points to remember:

- ◆ The INV instruction is used to change (invert) the logical state of the current ladder network at the inserted position.
- ◆ Usage is the same as for AND and ANI; see earlier.




Usages for INV

- ◆ Use the invert instruction to quickly change the logic of a complex circuit.  
It is also useful as an inverse operation for the pulse contact instruction LDP, LDF, ANP, etc.

## © PLS / PLF (Pulse Output)

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
PLS	PuLSe		2
PLF	PuLSe Falling		2





♦ The special auxiliary relay can't be for PLS/PLF used.

## © SET/RST

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Mnemonic	Instruction	Symbol & Device	Step number
SET	SET		Y.M. :1 Special M,S Coils :2
RST	ReSeT		D, special D, registers, V and Z :3



♦ SET : While operation result is on the specified device is enabled. Once enabled, the specified device remains enabled even if the operation result is disabled.




♦ RST : While operation result is on the specified device is reset, word device cleared to "0".

## © TIMER &amp; COUNTER

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------



Mnemonic	Instruction	Symbol & Device	Step number
<b>OUT</b>	OUT		32 bit counter : 5 Others : 3
<b>RST</b>	RST		T.C : 2

## &lt;&lt; Timer &gt;&gt;




◆ All of the timers (T000~T255) are unlatched.

## &lt;&lt; Counter &gt;&gt;




- ◆ When X0 ON, clear C0 current data to "0" and contact off.
- ◆ C0 count up the signal of X1 (OFF→ON), after 5 counts then keep current value and the contact ON.
- ◆ Counters can be set directly using constant K or indirectly by using data register (D).



- ◆ All of the counters (C0 ~ C255) are latched.
- ◆ The high speed counters refer to chapter 4.


## ◎ How STL Operates

### 3 - 1 The state activate & move condition



- ◆ When (3-1a) state A ON, then executing the program belonged to state A, i.e. Y0 ON, Y1 ON, Y2 OFF. State B OFF, the program belonged to state B not executing.
- ◆ When move condition X0 ON (don't need keep), then state B ON, i.e. state A ON and state B ON in one cycle time (3-1b) Y0,Y1,Y2 all ON.
- ◆ After one cycle state A auto OFF, state B still ON (3-1c) i.e. Y0 OFF, Y1 ON (SET), Y2 ON.
- ◆ Once the current STL state activates a second following state, the source STL state will auto reset.

### 3 - 2 Simple Flow Chart (SFC)& Ladder Chart (STL)



- ◆ ( 3-2a ) is Simple Flow Chart, ( 3-2b ) is Ladder Chart.
- ◆ The state (S) can be connected to Output Relay directly.
- ◆ To Activate an STL state, need drive the STL coil first.  
In the EX-series, the SET is used to drive an STL state to make it active.
- ◆ The formula is used M8002 & ZRST to initial STL state, and used M8002 & SET to start STL program.
- ◆ The RET instruction is end of STL state, let program return to ladder sequence.

## 3 - 3 STL &amp; RET Operands : S0 ~ S999

## 3 - 3 - 1 : Single Flow Mode




Fig 3-3-1a

Simple Flow Chart - SFC




Fig 3-3-1b. Ladder - STL

LD	M	8002
SET	S	0
STL	S	0
OUT	Y	10
SET	Y	11
OUT	T	10
	K	50
LD	T	10
SET	S	1
STL	S	1
OUT	Y	12
OUT	T	11

	K	30
LD	T	11
SET	S	2
STL	S	2
RST	Y	11
OUT	Y	13
OUT	T	12
	K	20
LD	T	12
SET	S	0
RET		

◆ The end of STL program area need added RET instruction, let program return to original bus bar.

## 3 – 3 – 2 : Selective Branch Programming




Fig 3-3-2a. Simple Flow Chart - SFC

- ◆ This type of program construction can create many flows but only one flow can enable, i.e. X10, X11 can't ON at the same time.




Fig 3-3-2b Ladder - STL

0000	LD	M	8002	0022	LD	T	22
0001	SET	S	10	0023	SET	S	15
0002	STL	S	10	0024	STL	S	13
0003	OUT	Y	10	0025	OUT	Y	12
0004	OUT	T	20	0026	OUT	T	23
0005		K	50	0027		K	20
0006	LD	T	20	0028	LD	T	23
0007	AND	X	10	0029	SET	S	14
0008	SET	S	11	0030	STL	S	14
0009	LD	T	20	0031	OUT	Y	11
0010	AND	X	11	0032	OUT	T	24
0011	SET	S	13	0033		K	20
0012	STL	S	11	0034	LD	T	24
0013	OUT	Y	11	0035	SET	S	15
0014	OUT	T	21	0036	STL	S	15
0015		K	30	0037	OUT	Y	13
0016	LD	T	21	0038	OUT	T	25
0017	SET	S	12	0039		K	50
0018	STL	S	12	0040	LD	T	25
0019	OUT	Y	12	0041	SET	S	10
0020	OUT	T	22	0042	RET		
0021		K	30	0043			

( 3-3-2c )

### 3 – 3 – 3 : Multiple Flows Simultaneously





Fig 3-3-3a. Simple Flow Charting

- ◆ This type of program construction can enable multiple flow at the same time.






0000	LD	M	8002
0001	SET	S	20
0002	STL	S	20
0003	OUT	Y	0
0004	OUT	Y	10
0005	OUT	T	20
0006		K	50
0007	LD	T	20
0008	SET	S	21
0009	SET	S	23
0010	STL	S	21
0011	OUT	Y	1
0012	OUT	T	21
0013		K	30
0014	LD	T	21
0015	SET	S	22
0016	STL	S	22
0017	OUT	Y	2
0018	OUT	T	22
0019		K	30
0020	STL	S	23
0021	OUT	Y	11

0022	OUT	T	23
0023		K	20
0024	LD	T	23
0025	SET	S	24
0026	STL	S	24
0027	OUT	Y	12
0028	OUT	T	24
0029		K	20
0030	STL	S	22
0031	STL	S	24
0032	LD	T	22
0033	AND	T	24
0034	SET	S	25
0035	STL	S	25
0036	OUT	Y	3
0037	OUT	Y	13
0038	OUT	T	25
0039		K	50
0040	LD	T	25
0041	SET	S	20
0042	RET		
0043			


### ◎ Input Relays (X) & Output Relays (Y)

- ◆ Input Relay (X000 – X177) octal 128 points receive external switch signal, photo coupler isolation, and connect to input terminal directly.
- ◆ Output Relay (Y000 – Y177) octal 128 points output the signal to drive load, relay or photo coupler isolation and connect to output terminal directly.

### ◎ The timing of Input (X) & Output (Y)



### ◎ The number of Input (X) & Output (Y)



### ◎ Auxiliary Relay (M)

- ◆ Latch auxiliary relay (M000~ M499) decimal 500 points
- ◆ General auxiliary relay (M500~M1535) decimal
- ◆ Special auxiliary relay (M8000~M8255) decimal 256 points
- ◆ Please do not use undefined special auxiliary replay.
- ◆ This type of relay can not drive load directly.

### ◎ State Relay ( Mnemonic S)

- ◆ State relay (S000~S499) decimal for latched.
- ◆ State relay (S500~S999) decimal for general.
- ◆ This type of relay is for SFC used.

### ◎ Pointer ( Mnemonic P,I)

- ◆ The pointer (P00~P63) decimal 64 points
- ◆ The pointer (P) is for CJ, CALL branch used.
- ◆ The number of pointer can't use duplicate.
- ◆ The pointer (I) is for interrupt used.


### ◎ Constant ( Mnemonic K/H)

- ◆ Decimal constant (K) range
  - 16 bits: -32,768 ~ +32,767.
  - 32 bits: -2,147,483,648 ~ +2,147,483,647
- ◆ Hexadecimal constant (H) data range
  - 16 bits: 0000 ~ FFFF.
  - 32 bits: 00000000 ~ FFFFFFFF

## ◎ Timer ( Mnemonic T) T000 ~ T255

- ◆ All of timers belong to count up internal clock pulse (10ms,100ms). When count data reaches the setting value, the contacts activated.
- ◆ When the drive condition OFF, the current value reset to "0" and the contact OFF, except integration Timer.
- ◆ Setting value of timers can constant K or can use using data register (D) indirectly.
- ◆ 100ms Timer: T000 ~ T199 (200 points) setting range: 0.1 ~ 3,276.7 seconds
- ◆ 10ms Timer : T200 ~ T245 (46 points) setting range: 0.01 ~ 327.67 seconds
- ◆ 1ms integration Timer : T246 ~ T249 (4 points) setting range: 0.001 ~ 32.767 seconds
- ◆ 100ms integration Timer : T250 ~ T255 (6 points) setting range: 0.1 ~ 3276.7 seconds


## ◎ Timer contact active condition and accuracy



- ◆ From above diagram, if the timer contact position put before timer coil, then the bad accuracy is "+2t".

## ◎ The timing of Timer detailed action

- ◆ The timing of unlatched timer (General)




When input contact X10 ON, T200 start to count by 100ms counting method. When count value reaches to setting value, the contact act.

When count in the midway, input contact X10 OFF, the count current value will clear to "0".

When count reaches to input contact X10 OFF, the current value of count will clear to "0" and contact returns.

- ◆ The timing of latched timer (Integration)




When input contact X11 ON, T250 count by 100ms counting method. When counting value reaches to setting value, the contact act.

When count in the midway, input contact X11 OFF, the unchanged current value of timer (t1) input to contact and then ON, then from current value to count up until to setting value, and contact act.

Integration timer needs to use RST instruction to clear the content and the contact.

- ◆ Circular Timer




The program starts, enable T10 start to count, i.e. not count time to check if setting value reaches.

At this time, timer will become to circular timer, circulating count by 0 → 32767 → 65535 → 0


## ◎ Counter (Mnemonic C) C000 ~ C255

### ◎ 16 bits up counter (C000~ C199, range: 1 ~ 32,767)



- ◆ The counter can be reset by RST at any time, value of counter is set to "0", and contact signal is OFF.
- ◆ When X10 ON, clear C00 current value to "0" and contact turned OFF.
- ◆ When counter count the pulse (OFF→ON) number of X11, and when current value to the setting value, then the contact turned ON, and keep the current value.
- ◆ Counters can be set directly by using constant K or indirectly by using data register (D).
- ◆ Use data registers or special data registers to let content of data register become to setting value for the counter.
- ◆ The counter input signal ON or OFF must greater than program scan cycle time.
- ◆ If use other instruction to write a data which is greater than setting value to current value register, then when next count input is ON, counter output contact act and current value register will become to setting value.
- ◆ High Speed Counter operated by the principle of interrupt; this means they are event triggered and independent of cycle time.

### ◎ 32 bits up/down counter (C200~ C234) range: (-2,147,483,648 ~ +2,147,483,647)



- ◆ Through X14 count input to drive C200's coil one time, the current value of counter will be increment or decrement. When the current value from "-6" increase to "-5" or from "-4" decrease to "-5", the output contact set to ON. If from "-5" decrease to "-6" or from "-5" increase to "-4", then output contact OFF ;i.e., current value = setting value ON, others are OFF.
- ◆ If the current value is +2,147,483,647, when increment by "1" will change to -2,147,483,648. If the current value is -2,147,483,648, when decrement by "1" will change to +2,147,483,647. This counter we called it to circular counter.
- ◆ The counting direction assigned by special auxiliary relay M8200 - M8234. If M8xxx ON, then belong to down counter. If M8xxx OFF, then belong to up counter.
- ◆ If use other instruction to write a data which is greater than setting value to current value register, then when next count input, counter will still count as usual, but output contact will not be changed.

◎ High Speed Counter (C235~ C255) (High speed counter operated by interrupt and independent cycle time)

◆◆◆ 32 bits up/down latched counter ◆◆◆

ITEM	1 phase 1 direction	1 phase bi-direction	2 phase bi-direction
Counter number	C235 ~ C245	C246 ~ C250	C251 ~ C255
Counter direction	According to ON/OFF by M8235 ~M8245 to decided direction	According different input point to decided up count or down count	When A-phase ON, B-phase: 0→1: Up, 1→0:Down
Direction monitor	- - -	Monitor M8246 ~ M8255 status, then can know counter direction	

◆◆◆ Difference of the 16 bit / 32 bit counters ◆◆◆

ITEM	16 bit counter	32 bit counter
Direction	Up counter	Up / down counter direction can be change
Value range	0 ~ 32,767	-2,147,483,648 ~ +2,147,483,647
Setting method	Constant (16 bit) or data register	Constant (32 bit) or a pair of register
Current value	No change to maximum value	Change to maximum value (ring counter)
Output contact	To maximum value set and keep status	Up counter: keep status, down counter: reset
reset	When RST instruction be driven, the value of counter reset to zero and output contact OFF	

◎ NOTE

- ◆ The input signal of high speed counter cannot be higher than counting speed.
- ◆ If an input is already being used by a high speed counter, it cannot be used for any other high speed counters or for any other purpose, like as an interrupt input.

◆◆◆ Device Table of High Speed Counter ◆◆◆

Input	1 Phase without start/reset						1 Phase with					1 Phase bi-direction					A-B Phase counter				
	C235	C236	C237	C238	C239	C240	C241	C242	C243	C244	C245	C246	C247	C248	C249	C250	C251	C252	C253	C254	C255
X0	U/D						U/D			U/D		U	U		U		A	A		A	
X1		U/D					R			R		D	D		D		B	B		B	
X2			U/D					U/D			U/D		R		R			R		R	
X3				U/D				R			R			U		U			A		A
X4					U/D				U/D					D		D			B		B
X5						U/D			R					R		R			R		R
X6										S					S					S	
X7											S					S					S



U: up counter input, D: Down counter input, A: A-phase input, B: B-phase input, R: Reset input, S: Start input

- ◆ Inputs X0 ~X7 cannot be used for more than one counter. For example:


If C235 is used the following counters (C241, C244, C246, C247, C249, C251, C252, C254, I0xx & SPD) cannot be used.

- ◆ X6 & X7 also as high speed input point, but only as START or RESET input used, cannot as counter input.

◆◆Following is 2 Phase Encoder Forward & Reverse Pulse Conduction, Need used AB Phase Counter ◆◆




- ③ 1 Phase High Speed Counter (High speed counter operated by interrupt and independent cycle time)
- ③ 1 Phase 1 Input without start/reset C235~C240 ( control M8xxx ON/OFF status, then can set Cxxx counting direction)




- ◆ This example used X10 control C235 counting direction, X00 is counting input.
- ◆ When X12 ON, C235 start counting the input pulse (OFF→ON) of X00.
- ◆ When X11 ON, reset C235 current value to "0", and the contact turned OFF.

- ③ 1 Phase 1 Input with start/reset C241~C245 ( control M8xxx ON/OFF status, then can set Cxxx counting direction)




- ◆ X10 control counting direction, X00 counting input, X01 reset input, X06 start input.
- ◆ When X12 ON and X06 ON, C244 start counting the input pulse (OFF→ON) of X00.
- ◆ When X11 or X01 ON, reset C244 current value to "0", and the contact turned OFF.
- ◆ This line instruction can ignored, because can used X01 reset C244.
- ◆ This example the content of (D1, D0) is the setting value.

- ③ 1 Phase 2 Input without start/reset C246 ( monitor M8xxx ON/OFF status, then can know Cxxx counting direction)




- ◆ X00 as count up input point, X01 as count down input point.
- ◆ When X12 ON, C246 start counting the input pulse (OFF→ON) of X00 and X01.
- ◆ When X11 ON, reset C246 current value to "0", and the contact turned OFF.

- ③ 1 Phase 2 Input with start/reset C247~C250 ( monitor M8xxx ON/OFF status, then can know Cxxx counting direction)



- ◆ X00 count up input point, X01 count down input point, X02 reset input, X06 start input.
- ◆ When X12 and X06 ON, C249 counting the input pulse (OFF→ON) of X00 and X01.
- ◆ When X11 or X02 ON, reset C249 current value to "0", and the contact turned OFF.




- ③ 1 Phase 1 Input without start/reset (ex. up page)




- ◆ C235 use X000 as the interrupt pulse input point. (X12 is not pulse input point. Just as enable signal)
- ◆ Through X00 count input to drive C235 one time, current value of counter will be increment or decrement. When current value from "-6" increase to "-5" or from "-4" decrease to "-5", output contact is ON. If from "-5" decrease to "-6" or from "-5" increase to "-4", output contact is OFF ;i.e., current value = setting value ON, other OFF.
- ◆ If the current value is +2,147,483,647, when increment by "1" will change to -2,147,483,648.  
If the current value is -2,147,483,648, when decrement by "1" will change to +2,147,483,647.  
This counter we called it to circular counter.
- ◆ The counting direction assigned by special auxiliary relay M8235 - M8240.(i.e. X10 control counting direction)
- ◆ When the reset input to X11 is ON, C235 current value reset to "0", and contact turned OFF.

## ◎ 2 (A-B) Phase 2 Input High Speed Counter (This counter operated by interrupt and independent cycle time)

- ◆ EX-series can use 2 point 2 phase 32 bits up/down counter at the same time.
- ◆ Monitor M8xxx ON/OFF status, then can know the counting direction of Cxxx.
- ◆ The counting direction of this type counter are decided by A phase and B phase, when the input pulse is ON of A phase, and when B phase input pulse is OFF→ON, then is up counter, when B phase ON→OFF then is down counter.



- ◆ This example use X00 as A phase input, X01 as B phase input, without start/rest.
- ◆ When X11 ON, reset C251 current value to "0", and the contact turned OFF.
- ◆ When X12 ON, enable the C251 start counting.
- ◆ Whether count up or count down, when current value = setting value, Y02 ON, other OFF.



- ◆ X00 as A phase input, X01 as B phase input, X02 as reset input, X06 as start input.
- ◆ When X11 or X02 ON, reset C254 current value to "0", and the contact turned OFF.
- ◆ When X12 ON, enable the C254 start counting.
- ◆ Whether count up or count down, when current value = setting value, Y04 ON, other OFF.

## ☉ Data Register (D)

### ☉ Latched Data Register (D000 – D255) 256 Points

### ☉ General Data Register (D256 – D3999) : General data register can be used as same as file register

- ♦ All of data register are 16 bits (the msb is sign), also can pair of any one to 32 bits data.

### ☉ Special Data Register (D8000 – D8255) 256 Points

- ♦ The special data register is used to control or monitor the programmable logic controller internal status.
- ♦ When the power OFF→ON, all of the data register are set to initial value.

## ☉ Index Register (V, Z)

- ♦ 16 bits operation mode V & Z all is 16 bits register. 32 bits operation mode pair of (V, Z) as 32 bits register  
V is upper word, Z is lower word.
- ♦ Sometime the use of multiple index registers V & Z is necessary in larger program or the program need handle large quantities of data.

For Example : MOV D0Z, D100

Just change index Z value, then can move the content of D00~D99 to D100.


- ♦ Following instruction format can modified by index V, Z  
KnXxxZ, KnYxxZ, KnMxxZ, KnSxxZ, TxxZ, CxxZ, DxxZ
- ♦ Following is error instruction format  
KnZMxx (index register V, Z can't connect to Kn directly)

#### ♦ Example

```
MOV K10, Z          ; index Z=10
ADD D0, D2, D100Z   ; D0+D2 → D110
```

## ☉ Binary Floating Data

Binary floating data is a data register which use an continuous serial number, for example (D11, D10).



$$\text{Binary Floating data} = \pm (2^0 + A22 \times 2^{-1} + A21 \times 2^{-2} + \dots + A0 \times 2^{-23}) \times 2^{(E7 \times 2^7 + E6 \times 2^6 + \dots + E0 \times 2^0)} / 2^{127}$$

(Example) A22=1, A21=0, A20=1, A19~A0=0  
E7=1, E6~E1=0, E0=1

$$\begin{aligned} \text{Binary floating data} &= \pm (2^0 + 1 \times 2^{-1} + 0 \times 2^{-2} + 1 \times 2^{-3} + \dots + 0 \times 2^{-23}) \times 2^{(1 \times 2^7 + 0 \times 2^6 + \dots + 1 \times 2^0)} / 2^{127} \\ &= \pm 1.625 \times 2^{129} / 2^{127} = \pm 1.625 \times 2^2 \end{aligned}$$

positive and negative sign is decided by b31, can't use negation.

- ♦ The using of zero flag(M8020), negative flag(M8021), carry flag(M8022), the flag action of floating operation as follows,
  - Zero flag : when result is 0, then it is 1.
  - Negative flag : when result not reach minimum unit, when it is not 0, then it is 1.
  - Carry flag : when result more than absolute value using range, then it is 1.



Applied instructions allow the user to perform complex data manipulations, mathematical operations. Each applied instruction has unique mnemonics and special function numbers. Each applied instruction will be expressed using a table similar to that shown below. And will be found at the beginning of the description of each new instruction.

## © COMPARE

FNC(10)			16 bits: CMP & CMP(P) ----- 7 Steps								EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>		
D	CMP	P	32 bits: (D)CMP&(D)CMP(P) ----- 13 Steps													
Operands:			← [ S1. ] [ S2. ] →													
			K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z					
Operands:			← [ D. ] →													
			X	Y	M	S										

No modification of the instruction mnemonic is required for 16 bit operation, and it will operate continuously, i.e. on every scan cycle of the user program, the instruction will operate and provide a new result.

However, pulse operation requires a 'P' to be added directly after the mnemonic, while 32 bit operation requires a 'D' to be added before the mnemonic. This means that if an instruction was being used with both pulse and 32 bit applied operation it would look like D\*\*\*P, where \*\*\* was the basic mnemonic.

The 'pulse' function allows the associated instruction to be Activated on the rising edge of the control input. The Instruction is driven ON for the duration of one program Scan cycle. Thereafter, even if the control input remains on the associated instruction will not be active.

# Following is Symbols list:

[D.]: Destination device

[S.]: Source device

[m,n]: Number of active devices, bits or an operational constant.

# Following is instruction modifications:

\*\*\* - An instruction operation in 16 bit mode, where \*\*\* identifies the instruction mnemonic.


\*\*\*P - An instruction modified to use 16 bits pulse operation.

D\*\*\* - An instruction modified to use 32 bits operation.


◎ Condition Jump

FNC(00)		16 bits: CJ & CJ(P) ----- 3 Steps		EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	CJ	P					


Operand: P00 ~ P63



Example (A)



Example (B)



Example (C)

- ◆ Example (A): If X0 ON forces the program to jump to LAB P0, any program area which is skipped will not update. Output statuses will not change even input the devices.
- ◆ Example (A): If miss LAB P0 pointer, then X0 ON will jump directly to END.
- ◆ If a backwards jump is used, then need to care the watchdog timer overrun.
- ◆ If LAB pointer is duplicated to use, only the last pointer is effective.
- ◆ Example (B): X0 ON forces the program to jump to the second LAB pointer.
- ◆ Example (C): Many CJ statements can be assigned to jump to the same pointer.

⊙ Subroutine Call


FNC(01)		16 bits: CALL & CALL(P) ----- 3 Steps		EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	CALL	P					

Operand: P00~P63

⊙ Subroutine Return

FNC(02)		16 bits: SRET ----- 1 Steps		EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	SRET						

Operand: None



- ◆ When X0 ON, program will jump to subroutine pointer LAB P0 and execute Subroutine until SRET instruction is executed, then program return to original step and continue processing.
- ◆ The LAB assigns beginning of subroutine must be programmed after an FEND.
- ◆ The same LAB can only be used once, but many CALL statements can be assigned to a single LAB subroutine.
- ◆ Subroutines can be nested for 5 levels including one CALL instruction.

◎ Interrupt Return

FNC(03)		16 bits: IRET ----- 1 Steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	IRET					

Operand: None

◎ Enable Interrupt


FNC(04)		16 bits: EI ----- 1 Steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	EI					

Operand: None

◎ Disable Interrupt



FNC(05)		16 bits: DI ----- 1 Steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	DI					

Operand: None



- ◆ The programmable controller has a default status of disabling interrupt operation.
- ◆ As under normal operation, when an interrupt routine is activate all other interrupt are disabled.
- ◆ Interrupt routine are always programmed after a FEND instruction.
- ◆ The IRET instruction may only be used within interrupt routines.

Number of Interrupt pointer




<< Note >>

- ◆ When an interrupt program execute, other Interrupt Call is ineffective.
- ◆ If Interrupt occur within the range of Disable Interrupt (DI~EI), this interrupt request signal is stored temporarily, and execute until within the range of Enable Interrupt (EI~DI).
- ◆ When Disable Interrupt flag M805Δ act, the corresponding Interrupt input will not be executed.
- ◆ In interruption program, FNC(50) REF command can not be used. (Ex: section A in above sample program)

◎ First End

FNC(06)		16 bits: FEND ----- 1 Steps		EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	FEND						

Operand: None




- ◆ A FEND instruction indicates the first end of a main program and the start of the subroutine program area to be used.
- ◆ Multiple FEND instruction can be use to separate different subroutines.
- ◆ When FEND is executed, the program return to Step 0.
- ◆ FEND can't be used after an END instruction.

◎ Watch Dog Timer

FNC(07)		16 bits: WDT ----- 1 Steps		EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	WDT	P					

Operand: None



- ◆ This instruction will compare the cycle time with the content of special data register D8000.
- ◆ If the watch dog timer > the content of D8000, then error occurred and error code is 6309.
- ◆ Can use MOV instruction to change content of special data register D8000.
- ◆ If do not write WDT instruction in program, then the watch dog timer is ineffective.


◎ FOR

FNC(08)			16 bits: FOR ----- 7 Steps										EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	
	FOR																
Operands: <----- [ S. ] ----->																	
K.H.		KnX		KnY		KnM		KnS		T		C		D		V,Z	

◎ NEXT

FNC(09)			16 bits: NEXT ----- 7 Steps																EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	NEXT																					

Operand: None



## ⊙ Compare


FNC(10)			16 bits: CMP & CMP(P) ----- 7 Steps
D	CMP	P	32 bits: (D)CMP&(D)CMP(P) -----13 Steps

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Operands:	← [ S1. ] [ S2. ] →									
	K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z	

Operands:	← [ D. ] →			
	X	Y	M	S

Flag: M8020, M8021, M8022



- ◆ Data of [S1.] is compared with data of [S2.] and [D.] will be changed according to the result. This will automatic occupy 3 bit destination devices from head address of designation M10 ~ M12.
- ◆ Full algebraic comparisons are used, i.e. -10 smaller than +2.
- ◆ When X0 OFF, then [D.] bit devices status will not be changed.

## ⊙ Zone Compare


FNC(11)			16 bits: ZCP & ZCP(P) ----- 9 Steps
D	ZCP	P	32 bits: (D)ZCP&(D)ZCP(P) -----17 Steps

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Operands:	← [ S1. ] [ S2. ] [ S3. ] →									
	K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z	

Operands:	← [ D. ] →			
	X	Y	M	S


Flag: M8020, M8021, M8022



- ◆ Content of [S3.] is compared with data range of [S1.] and [S2.] and [D.] will be changed according to the result. This will automatic occupy 3 bit destination devices from head address of designation M10 ~ M12.
- ◆ Full algebraic comparisons are used, i.e. -10 smaller than +2.
- ◆ When X0 OFF, then [D.] bit devices status will not be changed.

◎ Move


FNC(12)			16 bits: MOV & MOV(P) ----- 5 Steps						EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	MOV	P	32 bits: (D)MOV&(D)MOV(P) -----9 Steps									
Operands:			← [ S. ] →									
			K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z	
			← [ D. ] →									



◆ When X0 ON, contents of source device [S.] copied to destination device [D.].

MSB																LSB													
0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
Y17								Y0																					
0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1

◆ When M8027 ON, CPU will write content of [S.] into EEPROM, [D.] only D register can be used.



Note: When M8027 ON, for avoid to damage EEPROM, must be used Pulse Instruction MOV(P).


◎ Shift Move

FNC(13)			16 bits: SMOV & SMOV(P) ----- 7 Steps						EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	SMOV	P										
Operands: <----- [ S. ] ----->												
K.H.		KnX	KnY	KnM	KnS	T	C	D	V,Z			
Reserved		<----- [ D. ] ----->										

◆ Reserved

◎ Complement

FNC(14)			16 bits: CML & CML(P) ----- 5 Steps						EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	CML	P	32 bits: (D)CML & (D)CML(P) -----9 Steps									
Operands: <----- [ S. ] ----->												
K.H.		KnX	KnY	KnM	KnS	T	C	D	V,Z			
<----- [ D. ] ----->												



◆ Each data bit within the source device [S.] is inverted and then copied to the designated destination [D.].

MSB								D0								LSB							
0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1						
Y17																Y0							
1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0						



◎ Block Move

FNC(15)

BMOV P

16 bits: BMOV & BMOV(P) ----- 7 Steps

EX

EX<sub>1S</sub>

EX<sub>1N</sub>

EX<sub>2N</sub>

Operands:

← n →


n ≤ 128

[ S. ]



[ D. ]

[ n. ]



Flag: None




◆ When X0 ON, the move as follows,



◆ When transmitting number is repeat, the move as follows,





◆ When M8027 ON, CPU will write the content of [S.] into EEPROM, [D.] only D register can be used.



Note: When M8027 ON, for avoid to damage EEPROM, must be used Pulse Instruction MOV(P).

◆ When M8160 ON, the move as follows (M8027 can not be ON) (V2.85 or more is effective),



◎ Fill Move

FNC(16)			16 bits: FMOV & FMOV(P) ----- 7 Steps							EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	FMOV	P	32 bits: (D)FMOV & (D)FMOV(P) -----13 Steps										

Operands: <----- [ S. ] ----->

K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
------	-----	-----	-----	-----	---	---	---	-----

<-- n -->      <----- [ D. ] ----->

n ≤ 128

X0

FMOV

[S.]  
K0

[D.]  
D0

n  
K10

K0 → (D00 ~D09)

◎ Exchange

FNC(17)			16 bits: XCH & XCH(P) ----- 5 Steps							EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	XCH	P	32 bits: (D)XCH & (D)XCH(P) -----9 Steps										

Operands: <----- [ D1. ] [ D2. ] ----->

K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
------	-----	-----	-----	-----	---	---	---	-----

X0


XCH

[D1.]  
D10

[D2.]  
D20

Before : (D10)=100      After : (D10)=200  
(D20)=200      (D20)=100

<< Function of Expanded >> SWAP



- ◆ If M8160 ON, [D1.] and [D2.] are the same word device, then the upper 8 bits and the lower 8bits will exchange.
- ◆ If [D1.] and [D2.] are not the same device, error flag M8067 ON, error code 6705. Error step number is stored to D8069 and not be executed.

16 bits:      D10

Upper 8 bits	Lower 8 bits
--------------	--------------

Before executing (D10)=0050H=80 , After executing (D10)=5000H=20480

32 bits:      D11      D10


Upper 8 bits	Lower 8 bits
--------------	--------------

Upper 8 bits	Lower 8 bits
--------------	--------------

Before executing (D11,D10)=87654321H=80 , After executing 65872143H

## ◎ BCD (BINARY CODE TO DECIMAL)


FNC(18)			16 bits: BCD & BCD(P) ----- 5 Steps							EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	BCD	P	32 bits: (D)BCD & (D)BCD(P) -----9 Steps										
Operands:			← [ S. ] →										
K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z					
			← [ D. ] →										



- ◆ The binary source data [S.] is converted into an equivalent BCD number and stored to the destination device [D.].
- ◆ If the converted BCD number exceeds the operational ranges of 0 to 9999 (16 bit operation) or 0 to 99999999 (32 bit operation), an error will occur. Error flag M8067 ON, error code 6705 and error step number stored to D8069. Program will be executed continuously, but result will not be stored to [D.].
- ◆ This instruction can be used to output data to a seven segment display directly.

## ◎ BIN (DECIMAL CODE TO BINARY)

FNC(19)			16 bits: BIN & BIN(P) ----- 5 Steps							EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	BIN	P	32 bits: (D)BIN & (D)BIN(P) -----9 Steps										
Operands:			← [ S. ] →										
K.H.		KnX	KnY	KnM	KnS	T	C	D	V,Z				
			← [ D. ] →										




- ◆ The BCD source data [S.] is converted into an equivalent binary number and stored at the destination device [D.].
- ◆ If the source data is not provided in a BCD format, an error will occur. Error flag M8067 ON, error code 6705 and error step number stored to D8069.
- ◆ The device [S.] can't be used constant K/H.

⊙ Addition

FNC(20)			16 bits: ADD & ADD(P) ----- 7 Steps						EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	ADD	P	32 bits: (D)ADD & (D)ADD(P) ----- 13 Steps									
Operands: <----- [ S1. ][ S2. ] ----->												
K.H.		KnX	KnY	KnM	KnS	T	C	D	V,Z			
<----- [ D. ] ----->												

Flag: M8020, M8021, M8022




- ◆ The data contained within the source devices [S1.], [S2.] is added and the result stored to specified destination devices [D.].
- ◆ All calculations are algebraically processed, i.e. 5+(-8) = -3.
- ◆ If the result of a calculation is “0”, then zero flag M8020 ON.
- ◆ If the result exceeds 32,767 (16 bit limit) or 3,147,483,647 (32 bit operation), the carry flag M8022 ON.
- ◆ If the result exceeds -32,767 (16 bit limit) or -2,147,483,647 (32 bit limit), the borrow flag M8021 ON.


⊙ Subtraction

FNC(21)			16 bits: SUB & SUB(P) ----- 7 Steps						EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	SUB	P	32 bits: (D)SUB & (D)SUB(P) ----- 13 Steps									
Operands: <----- [ S1. ][ S2. ] ----->												
K.H.		KnX	KnY	KnM	KnS	T	C	D	V,Z			
<----- [ D. ] ----->												

Flag: M8020, M8021, M8022



- ◆ Content of [S1.] subtract content of [S2.], and the result stored to specified destination devices [D.].
- ◆ All calculations are algebraically processed, i.e. 5 - 8 = -3.
- ◆ The MSB of devices is sign (0:Positive, 1:Negative).




## ⊙ Multiplication


FNC(22)			16 bits: MUL & MUL(P) ----- 7 Steps
D	MUL	P	32 bits: (D)MUL & (D)MUL(P) ----- 13 Steps

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Operands: <----- [ S1. ][ S2. ] ----->									
K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z	
<----- [ D. ] ----->									



16 bit: (D10) × (D12) → (D15, D14)



32 bit: (D11,D10) × (D13,D12) → (D17,D16,D15,D14)


- ◆ The primary source [S1.] is multiplied by the secondary source [S2.]. The result is stored to destination [D.].

## ⊙ Division

FNC(23)			16 bits: DIV & DIV(P) ----- 7 Steps
D	DIV	P	32 bits: (D)DIV & (D)DIV(P) ----- 13 Steps

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------


Operands: <----- [ S1. ][ S2. ] ----->									
K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z	
<----- [ D. ] ----->									



Dividend    divisor    quotient    remainder

(D10) ÷ (D12) → (D14) . . . . . (D15)

16 bits    16 bits    16 bits    16 bits



Dividend    divisor    quotient    remainder

(D11,D10) ÷ (D13,D12) → (D15,D14).....(D17,D16)

32 bits    32 bits    32 bits    32 bits


- ◆ The primary source [S1.] is divided by the secondary source [S2.]. The result is stored to destination [D.].
- ◆ If value of source device [S2.] is "0" (zero), then an operation error is executed. Error code 6706 and error step number stored to D8069, the program operation is cancelled.
- ◆ V1.17 edition : If value of source device [S2.] is "0" (zero), then will not execute and directly jump to next instruction.

## © Increment

FNC(24)			16 bits: INC & INC(P) ----- 3 Steps
D	INC	P	32 bits: (D)INC & (D)INC(P) -----5 Steps

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
Operands:					[ D. ]			




- ◆ On every execution of the instruction, the device specified as the destination [D.] and its current value increased 1.
- ◆ In 16 bit operation, when +32,767 is reached, the next execution will write a value of -32,768 to destination device.
- ◆ In 32 bit operation, when +2,147,483,647 is reached, the next execution will write -2,147,483,648 to destination device.
- ◆ The carry, zero and borrow flag are unaffected in the operation.

## © Decrement

FNC(25)			16 bits: DEC & DEC(P) ----- 3 Steps
D	DEC	P	32 bits: (D)DEC & (D)DEC(P) -----5 Steps

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
Operands:					[ D. ]			



- ◆ On every execution of the instruction, the device specified as the destination [D.] and its current value decreased 1.
- ◆ In 16 bit operation, when -32,768 is reached, the next execution will write a value of +32,767 to destination device.
- ◆ In 32 bit operation, when -2,147,483,648 is reached, the next execution will write +2,147,483,647 to destination device.
- ◆ The carry, zero and borrow flag are unaffected in the operation.

⊙ Logical AND

FNC(26)			16 bits: WAND & WAND(P) ----- 7 Steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	WAND	P	32 bits: (D)WAND & (D)WAND(P) ----- 13 Steps				

⊙ Logical OR

FNC(27)			16 bits: WOR & WOR(P) ----- 7 Steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	WOR	P	32 bits: (D)WOR & (D)WOR(P) -----13 Steps				

⊙ Logical XOR

FNC(28)			16 bits: WXOR & WXOR(P) ----- 7 Steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	WXOR	P	32 bits: (D)WXOR & (D)WXOR(P) ----- 13 Steps				

Operands: <----- [ S1. ][ S2. ] ----->									
K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z	
<----- [ D. ] ----->									

X0	[S1.]	[S2.]	[D.]
	WAND	D10	D12
		D14	

(D10)  $\wedge$  (D12)  $\rightarrow$  (D14), 1  $\wedge$  1=1, 1  $\wedge$  0=0, 0  $\wedge$  1=0,

X0		[S1.]	[S2.]	[D.]
	WOR	D10	D12	D14



(D10) V (D12) → (D14), 1V1=1, 1V0=1, 0V1=1,

X0		[S1.]	[S2.]	[D.]
	WXOR	D10	D12	D14

(D10)  $\vee$  (D12)  $\rightarrow$  (D14), 1 $\vee$  1=0, 1 $\vee$  0=1, 0 $\vee$  1=1, 0 $\vee$  0=0.


⊙ Negation

FNC(29)			16 bits: NEG & NEG(P) ----- 3 Steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	NEG	P	32 bits: (D)NEG & (D)NEG(P) ----- 5 Steps				



- ◆ When X0 ON, the selected device [D.] is inverted. ( "1"→"0", "0"→"1" )
- ◆ When this is complete, a further binary 1 is added to the bit pattern. The result is become a negative number or a negative number will become a positive.

< Example >> Absolute Value of Negative



<< Note of Negation >>

(D 10)=2

0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

(D 10)=1

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

(D 10)=0

0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

(D 10)= -1	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	→	( $\overline{D\ 10}$ )+1=1	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1
(D 10)= -2	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 0	→	( $\overline{D\ 10}$ )+1=2	0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0
⋮				
(D 10)= -32,765	1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1	→	( $\overline{D\ 10}$ )+1= 32,765	0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1
(D 10)= -32,766	1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0	→	( $\overline{D\ 10}$ )+1= 32,766	0 1 1 1 1 1 1 1 1 1 1 1 1 1 0 0
(D 10)= -32,767	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1	→	( $\overline{D\ 10}$ )+1= 32,767	0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
(D 10)= -32,768	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	→	( $\overline{D\ 10}$ )+1= -32,768	1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0



◎ Rotation Right


FNC(30)			16 bits: ROR & ROR(P) ----- 5 Steps
D	ROR	P	32 bits: (D)ROR & (D)ROR(P) -----9 Steps

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
Operands:  ← n →		← [D.] →						

16bit : n ≤ 16  
32bit : n ≤ 32

Flag: M8022



◆ After rotation right, the LSB of specified devices is shifted into carry flag M8022.

◎ Rotation Left



FNC(31)			16 bits: ROL & ROL(P) ----- 5 Steps
D	ROL	P	32 bits: (D)ROL & (D)ROL(P) -----9 Steps

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
Operands:  ← n →		← [D.] →						

16bit : n ≤ 16  
32bit : n ≤ 32

Flag:



◆ After rotation left, the MSB of specified devices is shifted into carry flag M8022.

⊙ Rotation Right with Carry

FNC(32)			16 bits: RCR & RCR(P) ----- 5 Steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	RCR	P	32 bits: (D)RCR & (D)RCR(P) ----- 9 Steps				

K.H.

KnX

KnY

KnM

KnS

T

C

D

V,Z

Operands: < n -> | <----- [D.] ----->

16bit : n ≤ 16

32bit : n ≤ 32

Flag:

X0

RCR

P

[D.]

D0

[n.]

K4

MSB

D0

LSB

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

M8022

When M8022 = 1, after one rotation then M8022 = 0

MSB

LSB

0

0

0

1

1

1

1

1

1

1

1

1

0

0

0

0

⊙ Rotation Left with Carry

FNC(33)			16 bits: RCL & RCL(P) ----- 5 Steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	RCL	P	32 bits: (D)RCL & (D)RCL(P) ----- 9 Steps				

K.H.

KnX

KnY

KnM

KnS

T

C

D

V,Z

Operands: < n -> | <----- [D.] ----->

16bit : n ≤ 16

32bit : n ≤ 32

Flag:

X0

RCL

P

[D.]

D0

[n.]

K4

MSB

D0

LSB

1

1

1

1

1

1

1

1

0

0

0

0

0

0

0

0

M8022

When M8022 = 0, after one rotation then M8022 = 1

MSB

LSB

1

1

1

1

0

0

0

0

0

0

0

0

0

1

1

1

© Shift Right

FNC(34)			16 bits: SFTR & SFTR(P) ----- 9 steps
	SFTR	P	

<b>EX</b>	<b>EX<sub>1S</sub></b>	<b>EX<sub>1N</sub></b>	<b>EX<sub>2N</sub></b>
-----------	------------------------	------------------------	------------------------

© Shift Left




FNC(35)			16 bits: SFTL & SFTL(P) ----- 9 steps
	SFTL	P	

<b>EX</b>	<b>EX<sub>1S</sub></b>	<b>EX<sub>1N</sub></b>	<b>EX<sub>2N</sub></b>
-----------	------------------------	------------------------	------------------------


Operands:

				← [S.] →			
K.H.				X	Y	M	S
← n →	n2 ≤ n1 ≤ 256			← [D.] →			

Flag:



### Example I/O Test: Wiring X10 ↔ Y10 ... X17 ↔ Y17




⊙ Word Shift Right


FNC(36)			16 bits: WSFR & WSFR(P) ----- 9 steps				EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	WSFR	P								

⊙ Word Shift Left


FNC(37)			16 bits: WSFL & WSFL(P) ----- 9 steps				EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	WSFL	P								



Flag:




## ◎ Shift Register Write




- ◆ When X10 OFF → ON, content of D0 stored into D2 and D1="1". When next rising pulse, content of D0 stored into D3 and D1="2", the position of insertion into the stack is automatically calculated by controller.
- ◆ If content of [D.] exceeds the value "n-1" (n is length of the FIFO stack), then insertion into the FIFO stack is stopped. The carry flag M8022 is turned ON.
- ◆ Before starting to use a FIFO stack, ensure that contents of the head address register [D.] are equal to "0".

## ◎ Shift Register Read




- ◆ When X10 OFF → ON, content of D2 stored into D20 and content of D1 decreased 1 (D1=D1-1).
- ◆ When contents of source device [S.] are equal to "0", i.e. the FIFO stack is empty, zero flag M8020 is turned on.
- ◆ This instruction will always read the source data from the register [S.]+1.

⊙ Zone Reset




- ◆ The range of specified devices are reset, for data devices, the current value is set to “0”, and for bit elements, the bit status are turned OFF.
- ◆ The specified device range cannot contain mixed devices types, i.e. if C00 specified as the first destination devices [D1.], then cannot paired with T99 as the second devices.
- ◆ If [D1.] is bigger than (>) [D2.], then only [D1.] is reset.

⊙ Decode




- ◆ If the specified device [D.] is T, C or D, then  $n \leq 4$ .
- ◆ If the sources all are “0”, then M10 set to “1”.

© Encode



- ◆ If the specified device [S.] is T, C or D, then  $n \leq 4$ .
- ◆ The number of active (ON) bits within the source device [S.] is more than one, only the lowest bit “1” is effective.
- ◆ If bits of source device [S.] all are “0”, then error occurred.

© Sum



- ◆ The number of active (ON) bits within the source device [S.], i.e. bits which have a value of “1” are counted. The count is stored in the destination device [D.].
- ◆ If there is no bit as 0, then zero flag M8020 ON.

◎ Bit On Check

FNC(44)			16 bits: BON(P) ----- 7 steps									
D	BON	P	32 bits: (D)BON(P) ----- 13 steps									

Operands:

<----- [ S. ] ----->

K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
------	-----	-----	-----	-----	---	---	---	-----

<--> [ n. ] = 0~15 or 0~31

Operands:

<----- [ D. ] ----->

X	Y	M	S
---	---	---	---

Flag:

X10

BON	[S.] D10	[D.] M0	[n.] K15
-----	-------------	------------	-------------

0	1	0	1	0	1	0	1	0	1	0	1	0	1	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit15,D10=0, then M0 = OFF. LSB

1	0	1	0	1	0	1	0	1	0	1	0	1	0	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Bit15,D10=1, then M0 = ON LSB

◎ Mean

FNC(45)			16 bits: MEAN(P) ----- 7 steps									
	MEAN	P										

Operands:

<----- [ S. ] ----->

K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
------	-----	-----	-----	-----	---	---	---	-----

Operands:

< n -->

<----- [ D. ] ----->

[n]=1-64

Flag:

X10

MEAN	[S.] D0	[D.] D10	[n.] K3
------	------------	-------------	------------

♦ [ (D0) + (D1) + (D2) ] / 3 → (D10)

5 - 24



⊙ Annunciator Set

FNC(46)			16 bits: ANS ----- 7 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	ANS						

Reserved

⊙ Annunciator Reset

FNC(47)			16 bits: ANR(P) ----- 1 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	ANR						

Reserved

⊙ Square Root


FNC(48)			16 bits: SQR(P) ----- 5 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	SQR	P	32 bits: (D)SQR(P) ----- 9 steps				

Operands:  $\longleftrightarrow$  [ S. ] [S.]  $\longleftrightarrow$

K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
------	-----	-----	-----	-----	---	---	---	-----

Operands: [D.]  $\longleftrightarrow$


Flag: M8020, M8021, M8022



- ◆ [S.] must be positive. When it is negative, error flag M8067 ON, and stop executing.
- ◆ When the result with decimal fraction, don't care it; but borrow flag M8021 will ON.
- ◆ When result is 0, zero flag M8020 will ON.





◎ Float

FNC(49)			16 bits: FLT(P) ----- 5 steps		EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	FLT	P	32 bits: (D)FLT(P) ----- 9 steps					



Flag: M8020, M8021, M8022

- ◆ FLT Instruction is converted command between BIN integer and binary floating data. Because constant K, H will automatically convert when floating data operate, then not fit this instruction



- ◆ When M8023 = ON, execute binary floating data → BIN integer ◦  
When M8023 = OFF, then execute BIN integer → binary floating data.
- ◆ Binary floating data → BIN integer, the operating result is decimal fraction, don't care it, but M8021 / M8022 will ON; when result is 0, M8020 will ON

## ⊙ Output & Input Refresh

FNC(50)			16 bits: REF(P) ----- 5 steps																		EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	REF	P																						

Operands:

K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
← n →								

Operands:


X	Y	M	S
← [ D. ] →			

[D.] should always be a multiple of 10, i.e. 00,10..


[n.] should always be a multiple of 8, i.e. 8,16,24..

- ◆ PLC input all refresh before program STEP 0 execute; output is executed after END or FEND instruction. It is not changed in performing process. If it needs immediately input data or output performing result in the performing process, then have to use output & input refresh instruction.

<< Input Fresh >> only X10 – X17 to be flashed



<< Output Fresh >> refresh Y00-Y07, Y10-Y17, Y20-Y27.



- ◆ In interruption program, FNC(50) REF command can not be used.

## ⊙ Refresh and Filter Adjustment

FNC(51)			16 bits: REFF(P) ----- 3 steps																		EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	REFF	P																						

Operand: [n.] = 0 - 60



- ◆ To avoid noise interference, PLC input relay all designed with hardware RC filter to adjust software filter time.
- ◆ This instruction only change X00-X07 software filter time, i.e., content of D8020. If it has to change other input point filter time, please use MOV instruction.

© Matrix


FNC(52)		16 bits: MTR ----- 9 Steps				EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	MTR								

Operands:



K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
← n →								

Operands		←[S.]→	←[D1.]→
X	Y	M	S
← [ D2. ] →			

Operand: (S.): X00, X10, X20, X30 ----- X160, X170.  
(D1.): Y00, Y10, Y20, Y30 ----- Y160, Y170.  
(D2.): Y, M, S multiple of 10, i.e. 00, 10, 20 etc.  
(n.): K, H. n=2 ~ 8.



- ◆ MTR instruction allows 8 consecutive input devices [S.] to be used multiple (n) times. The result was stored in (D2.).  
(S.): Head address of the input devices. (n.): row numbers.  
(D1.): Head address of the output trigger devices.  
(D2.): Head address of the matrix table.
- ◆ After completion of full reading of the matrix, the complete flag M8029 to be turned ON. This flag will be automatically reset when this instruction is executed.
- ◆ This instruction can be used once, and only the transistor module can be selected.



◎ Set by High Speed Counter

FNC(53)		32 bits: HSCS ----- 13 Steps									
D	HSCS										

Operands: <----- [ S1. ] ----->

K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
------	-----	-----	-----	-----	---	---	---	-----

<-----> [ S2. ] : C235~C255

Operands:


X	Y	M	S
---	---	---	---

<----- [D.] ----->

Flag:


EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

When [D.], can use Index to assign I010~I060 to interrupt.



◆ When use FNC53, operate external output action by interrupt. When current value of C253 changed from 99 to 100 and from 101 to 100, Y000 will be set. When current value of C253 is changed from 199 to 200 and from 201 to 200, Y000 OFF.

- ◆ This command is specialized instruction of 32 bits, please input **D HSCS** command.
- ◆ Only can use FNC53, FNC54, FNC55 once.



◆ [D.] of **D HSCS** can assign I0 □ 0 = (□=1~6)(□=1~6 can not be reuse.)

◆ Therefore, when current value of High Speed Counter which is assigned by [S2.] is as same as the value which is assigned by [S1.], interrupt main program and jump to execute I0 □ 0 interrupt program immediately.

◆ When Special auxiliary relay M8059 ON, I010~I060 interrupt are all prohibited.

⊙ Reset by High Speed Counter

FNC(54)				EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	HSCR		32 bits: HSCR ----- 13 Steps				

Operands: 


[ S1. ]
K.H. KnX KnY KnM KnS T C D V,Z

|<—>| [ S2. ] : C235~C255


Operands: 

X	Y	M	S
<— [D.] —>			

 Can assign [D.] and [S2.] are the same High Speed Counter.



◆ When current value of C253 is 400, C253 will be cleared immediately. Current value will become 0, and output contact will not act.



◆ This command is specialized instruction of 32 bits, so have to use **D HSCR**.

⊙ Zone Compare For High Speed Counter

FNC(55)				EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	HSZ		32 bits: HSZ----- 17 Steps				


Operands: 

[ S1. ][ S2. ]
K.H. KnX KnY KnM KnS T C D V,Z

|<—>| [ S. ] : C235~C255

Operands: 


X	Y	M	S
<— [D.] —>			



<Compare action of input>  
K1000>C251 current value                      Y000      ON  
K1000≤C251 current value≤K2000           Y001      ON  
K2000<C251 current value                   Y002      ON



- ◆ This command is specialized instruction of 32 bits, so have to use **D HSZ**.
- ◆ Content of [S1.] and [S2.] is according to [S1.] ≤ [S2.] .
- ◆ When use FNC55, operate external output by Interrupt. Output will act without effect by scan-cycle.

◎ Speed Detect





- ◆ The input pulse assigned by [S1.], and the [S2.] assign measurement time, the result will be stored at [D.].
- ◆ This will automatic occupy 3 word devices from the head address of [D.]. (D00~D02)
- ◆ This example D01 count up the pulse number of X00 (OFF→ON), and put the result into D00 at 100msec after. Then reset D01to “0” and start counting again.
- ◆ D02 is used to measurement remainder time.
- ◆ The counting pulse amount of the assign time can’t be more than 65535
- ◆ Following formula can calculated RPM  
RPM :  $N = (D00 \times 60) \div n \times t$   
n: (pulse/revolution), t: (measurement time).
- ◆ The pulse frequency of (X00-X05) is same with HSC.
- ◆ If input relay (X00-X05) is assigned by the SPD, they can’t be used to other purpose or interrupt input point.
- ◆ If pulse output assign Y00, then X00 can’t be used; if assign Y01, then X01 can’t be used.
- ◆ V1.45 or more, add complete flag M8029, easily reach many data of continuous measurement, then count an average value.

( i ) measure frequency mode



( ii ) measure cycle mode




- ◆ When the content of [S2.] is "0", then it's measurement cycle mode.
- ◆ The measurement time (ms) and RPM are inverse ratio, it can get number of turning round by formula thereafter  
 $RPM = N = 60 \times 1000 / D0$

## ◎ Pulse Output

FNC(57)			16 bits: PLSY(P) ----- 7 steps							EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	PLSY		32 bits: (D)PLSY(P) ----- 13 steps										
Operands:		<----- [ S1. ][ S2. ] ----->											
		K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z			
		[D.] : Y00 – Y01											

Flag: M8029




- ◆ This instruction is pulse output without slope.
- ◆ [S1.] : assign output frequency (1~5000Hz), [S2.]: assign output pulse  
[D.]: assign pulse output point
- ◆ PLSY is used to output a consecutive pulse  
16 bit range: 1 ~ 32,767, 32 bit range: 1 ~ 2,147,483,647.
- ◆ If [S2.] is specified to 0, then it will continue to generate pulse.
- ◆ The pulse duty cycle is 50% ON 50% OFF.
- ◆ Data of [S2.] can be changed during execution, but the new will not be effective until current operation has been completed, and complete flag M8029 set to ON .
- ◆ This instruction can be used once, and only the transistor module can be selected.

## ◎ Pulse Width Modulation

FNC(58)			16 bits: PWM ----- 7 steps							EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	PWM												
Operands: <----- [ S1. ][ S2. ] ----->													
K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z					
[D.] : Y00 – Y03													

Flag: None



- ◆ [S1.]: ON duty width (t), range: (1 ~ 32,767 msec)
- ◆ [S2.]: (T), range: (1 – 32,767 msec)
- ◆ [D.]: The output point (Y). (by interrupt handing)
- ◆ If content of [S1.] is bigger than content of [S2.], then error occurred.
- ◆ This instruction can be used once, and only the transistor module can be selected.



## ◎ PULSE OUTPUT WITH SLOPE


FNC(59)		16 bits: PLSR ----- 9 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	PLSR	32 bits: (D)PLSR----- 17 steps				

Operands: <----- [ S1. ][ S2. ][S3.] ----->


K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
------	-----	-----	-----	-----	---	---	---	-----

[D.] : Y00 – Y01

Flag: M8029



- ◆ [S1.] assign output frequency.(10 ~ 100,000 pps),
- [S2.] assign opposite position (M8134,M8135=0) or absolute position (M8134,M8135=1)output pulse.
- [S3.] assign acceleration/deceleration time. When set acceleration/deceleration separate flag is just for acceleration time, then D8165 and D8167 are deceleration time.
- [D.] assign pulse output point. (Fix Y00 and Y01 to be pulse output point, and Y02, Y03 to be direction output point).
- ◆ When use this instruction, have to convert increment distance or absolute position to pulse, then stored at [S2.].
- ◆ The pulse duty cycle is 50% ON, 50% OFF
- ◆ When pulse output, X10 OFF, pulse is stopped outputting immediately.
- ◆ When instruction running, changing content of [S2.] is ineffective.
- ◆ This instruction for Y00 or Y01 only can be used once (total twice), and have to select transistor output type.
- ◆ There is only one kind of pulse output type in this instruction (Negative Logic Type, Pulse & Sign) can be controlled step or servo motor.



- ◆ (X00: Y00 0 signal, X01:Y01 0 signal, X06:Y00 dog point signal, X07:Y01dog point signal)


X00	X01	X02	X03	X04	X05	X06	X07
Zero1	Zero2					Dog1	Dog2

- ◆ Use this instruction for zero return, dog point must assigned to X06(Y00) or X07(Y01), and servo zero must assigned to X00(Y00) or X01(Y01). Servo End & Servo Ready are assigned by user.
- ◆ This is a multifunction, so PLSR can execute JOG, zero return, single position drive by setting different flag.
- ◆ When zero return, if there is no zero signal (stepping motor), set parameter D8169 or D8171 to "0".
- ◆ Fixed Y00 and Y01 to Pulse output signal; Y02 and Y03 to Sign output signal.
- ◆ After this instruction execute, acceleration and deceleration time D8164 and D8166 data will be changed to [S3.]

### << Notice >>

- ◆ When choose Y00, then can not choose specific function of corresponding X00 input. For example: high speed counter C235, C241, C244, C246, C247, C249, C254 and interrupt signal I000, I001. (MPG function and zero-point signal are excluded)
- ◆ When choose Y01, then can not choose specific function of corresponding X01 input. For example: high speed counter C236, C241, C244, C246, C247, C249, C254 and interrupt signal I100, I101. (MPG function and zero-point signal are excluded)
- ◆ After executing this instruction, content of Acceleration/Deceleration time D8164, D8166 will change to [S3.]


- FNC(59) Zero Return EX(1) ( This Example Initial Direction controlled by Flag M8156 or M8157 )  
Initial Direction also can be controlled by the absolute address of dog point




- FNC(59)Zero Return EX(2) (Initial direction controlled by dog point absolute position)

Also could choose Initial direction to be controlled by flag M8156 or M8157


If bias absolute position greater than dog point absolute position, then reverse. If bias absolute position less than dog point position, then forward.



● Example FNC(59) Jog+ and Jog- (M8029 ineffective)



● Example first position drive



⊙ Initial State

FNC(60)			16 bits: IST - - - - - 7 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	IST						

Reserved




⊙ Data Search

FNC(61)			16 bits: SER(P)- - - - - 9 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	SER	P	32 bits: (D)SER(P) - - - - - 17 steps				

Reserved

◎ Absolute Drum Sequence

FNC(62)		16 bits: ABSD ----- 9 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	ABSD	32 bits: (D)ABSD -----17 steps				




◆ Using MOVE instruction to write following values into D300~D307

ON setting value	OFF setting value	Output point
D300= 40	D301= 140	M0
D302= 100	D303= 200	M1
D304= 160	D305= 60	M2
D306= 240	D307= 280	M3

Put Turn ON value to even number of D device, and put Turn OFF value to Odd number of D device

◆ When X0 ON, change of M0~M3 is mentioned as follows. Turn ON and Turn OFF value can re-change to write into D300~D307






- ◆ Output point number is decided by setting value of [D.]
- ◆ When X0 become OFF, output is not changed.

- ◆ ABSD instruction just can be used once in one program.
- ◆ When assign High Speed Counter in [S.], then also can use (D)ABSD instruction.  
For current value of counter at this time, the output status will delay because of scan-time, recommend to use Table high-speed compare mode of HSZ instruction.

◎ Incremental Drum Sequence


FNC(63)		16 bits: INCD ----- 9 steps		EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
INCD							



Following is the control range of 4 points (M0~M3)

◆ Use MOVE instruction to write following value into [S1.] in advance.

D300 = 20	D302 = 10
D301 = 30	D303 = 40



- ◆ When counting value of C0 reach to setting value of D300~D303, C0 reset automatically in turn
- ◆ C1 count occurred number of C0 reset.
- ◆ M0~M3 act in turn according to counting value of C1.
- ◆ After complete last operation of setting number by "n", flag M8029 become ON. Above mentioned action will be always repeated.
- ◆ When X0 OFF, C0 and C1 is cleared, M0~M3 become OFF, then operate again when X0 become ON.
- ◆ INCD instruction only can be used once in one program.

⊙ Teaching Timer

FNC(64)		16 bits: TTMR ----- 5 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	TTMR					

Reserved

⊙ Special Timer

FNC(65)		16 bits: STMR ----- 7 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	STMR					

Reserved



⊙ Alternate Output

FNC(66)		16 bits: ALT(P) ----- 3 steps				EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	
	ALT	P								

Operands:      <----- [ D. ] ----->

X	Y	M	S
---	---	---	---

Flag:

X00      [D.]

ALTP	M00
------	-----

⊙ Ramp

FNC(67)		16 bits: RAMP ----- 9 steps				EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	RAMP								

Operands: [ S1. ][ S2. ][D.]:    D


   n:    K,H    n = 1 to 32,767

Flag: M8029

X00      [S1.]    [S2.]    [D.]    n

RAMP	D 1	D 2	D 3	K1000
------	-----	-----	-----	-------

- ◆ When X0 ON, content of [S1.] and [S2.] are stored into [D.]. Content of [D.] is increased by “1” each scan cycle.  
n: the number of scan cycle.



- ◆ After M8029 is driven, write once scan-time value (longer than actual scan-time) into M8039, and then PLC will enter to fixed scan mode.  
For example, n = K1000 in above example. If scan cycle is set to 20msec, then value in D3 will be changed from setting value of D1 to setting value of D2 within 20sec.
- ◆ If X0 become OFF when acting, then act of RAMP signal will stop in midway. If X0 ON again, then D4 will be cleared and D3 will restart by setting value of D1.
- ◆ After end of execution, flag M8029 act, and then value of D3 will return to value of D1.
- ◆ Control of start / end point can be executed by RAMP instruction and analog output.
- ◆ Enter into RUN status when X0 ON.

⊙ Rotary Control

FNC(68)			16 bits: ROTC ----- 9 steps																EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	ROTC																					


Reserved

⊙ Sort


FNC(69)			16 bits: SORT ----- 11 steps																EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	SORT																					

Reserved

◎ Tenkey Input



- ◆ This instruction can read 10 consecutive devices and will store an entered numeric string in [D1].
- ◆ In 16 bits operation, [D1] can store numbers from 0000 to 9999 (max. 4 digits). In 32 bits operation, [D1] value from 00000000 to 99999999 (max. 8 digits). In both cases, if the number exceeds the allowable ranges, the highest digit will overflow, and ignored it.
- ◆ When X20 OFF, all of the [D2.] devices are reset, but contents of [D1.] keep intact.



- ◆ This instruction may only be used once.

© Hexadecimal Key

<b>EX</b>	<b>EX<sub>1S</sub></b>	<b>EX<sub>1N</sub></b>	<b>EX<sub>2N</sub></b>
-----------	------------------------	------------------------	------------------------

Operands:  $\leftarrow [D2.] \rightarrow$



K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z
------	-----	-----	-----	-----	---	---	---	-----

Operands:  $\leftarrow [D3.] \rightarrow$


X	Y	M	S
---	---	---	---

$$|\leftarrow[S.] \rightarrow| \leftarrow[D1.] \rightarrow|$$

Flag:





- ◆ When the numeric key (0 ~ 9) be pressed, then causes bit device [D3.]+7 turn ON for the duration of key press.
- ◆ When the function key (A ~ F) be pressed, then causes bit device [D3.]+6 turn ON for the duration of key press.
- ◆ When the function key has been pressed, then will set bit devices [D3.]+0 to [D3.]+5 to ON, and remain ON until the next function key has been activated.




- ◆ In 16 bits operation, [D2.] can store numbers from 0000 to 9999 (max. 4 digits). In 32 bits operation, [D2.] value from 00000000 to 99999999 (max. 8 digits). In both cases, if the number exceeds the allowable ranges, the highest digit will overflow, and ignored it.
- ◆ When two or more keys were pressed, only the first key is effective. When X14 OFF, all [D3.] devices are reset, but contents of [D2.] keep intact.
- ◆ This instruction requires 8 scans cycle time to read the key input. After 8 scans, complete flag M8029 to be turned ON. This flag is automatically reset when this instruction execute.
- ◆ This may only be used once, and only the transistor module can be selected.


◎ Digital Switch




- ◆ This instruction used n (1~8) output points and 4 input points to read in n (1~8) thumbwheel switch. If the read data is larger than 32 bits (n≥5), then [D2.] automatically occupy the next word device.
- ◆ This example the BCD 4 digit thumbwheel switch (1,2,4,8) is connected to X10~X13 or X14~X17, the source [S.] needs to be used X10,X14,X20,X24....as the head address.
- ◆ Once DSW execute, then the flag M8029 reset to "0". When execution is completed, M8029 set to "1".
- ◆ Each pin (1,2,4,8) of the thumbwheel switch needs to be connected a diode (0.1A/50V)
- ◆ This may only be used once, and only the transistor module can be selected. If use M8029, then can control two or more DSW .




## ⊙ Seven Segment Decoder




- ◆ A single hexadecimal digit (0~9, A~F) occupying the lower 4 bits of the source device [S.] is decoded to a data format used to drive a seven segment display.
- ◆ The decoded data is stored in the lower 8 bits of destination device [D.]. The upper 8 bits was unchanged.

( S. )		Seven segment display	( D. )								data
Hex	Bit		b7	b6	b5	b4	b3	b2	b1	b0	
0	0000		0	0	1	1	1	1	1	1	0
1	0001		0	0	0	0	0	1	1	0	1
2	0010		0	1	0	1	1	0	1	1	2
3	0011		0	1	0	0	1	1	1	1	3
4	0100		0	1	1	0	0	1	1	0	4
5	0101		0	1	1	0	1	1	0	1	5
6	0110		0	1	1	1	1	1	0	1	6
7	0111		0	0	1	0	0	1	1	1	7
8	1000		0	1	1	1	1	1	1	1	8
9	1001		0	1	1	0	1	1	1	1	9
A	1010		0	1	1	1	0	1	1	1	A
B	1011		0	1	1	1	1	1	0	0	b
C	1100		0	0	1	1	1	0	0	1	c
D	1101		0	1	0	1	1	1	1	0	d
E	1110		0	1	1	1	1	0	0	1	e
F	1111		0		1	1	0	0	0	1	f

## ⊙ Seven Segment With Latch



## ⊙ Arrow Switch




⊙ Ascii Code Conversion


FNC(76)		16 bits: ASC -----11 steps									
	ASC										

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Operands: [S.]: 8 character or alphanumeric data.



Flag:



- ◆ The source data string [S.] consists of up to 8 characters.
- ◆ The character "A"~"H" is converted to ASCII codes, then stored into D100~D103.

When M8161 is OFF

M8161=OFF	Upper 8 bits	Lower 8 bits
D100	"B"	"A"
D101	"D"	"C"
D102	"F"	"E"
D103	"H"	"G"


When M8161 is ON

	Upper 8	Lower 8		Upper 8	Lower 8
D100	0	"A"	D104	0	"E"
D101	0	"B"	D105	0	"F"
D102	0	"C"	D106	0	"G"
D103	0	"D"	D107	0	"H"

⊙ Print

FNC(77)		16 bits: PR ----- 5 steps									
	PR										

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------



Operands: [D.]: Y


Reserved

◎ FROM

FNC(78)			16 bits: FROM(P) ----- 9 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	FROM	P	32 bits: (D)FROM(P) ----- 17 steps				


Operands: <----- [D.] ----->									
K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z	

Operands: <-----> m1 = 0 ~ 7 no. of special module  
m2.= 0 ~ 31 no. of buffer memory (BFM)  
n.= 1 ~ 31 no. of read (when D, n=1~15)



◆ When X00 ON, the buffer memory of special module BFM#29 to be read and stored into M00~M15.

<< Special Device Module Number m1>>




- ◆ The BFM is the memory address of special module.
- ◆ The number of special module is address to NO.0~NO.7 and beginning with the one closest to the CPU unit.
- ◆ The special module can up to 8 maximum, and no occupy I/O points.

◎ TO

FNC(79)			16 bits: TO(P) ----- 9 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	TO	P	32 bits: (D)TO(P) ----- 17 steps				


Operands: <----- [S.] ----->									
K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z	

Operands: <-----> m1 = 0 ~ 7 no. of special module  
m2.= 0 ~ 31 no. of buffer memory (BFM)  
n.= 1 ~ 31 no. of write (when D, n=1~15)



- ◆ When X00 ON, the content of D0 to be write into the buffer memory BFM#12 of the special module NO.1
- ◆ If used pulse command can decrement cycle time.

<< Number of Read n >>





## ⊙ Communication

FNC(80)		16 bits: RS ----- 9 steps									
	RS										

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Operands:										← S, →
K.H.	KnX	KnY	KnM	KnS	T	C	D	V,Z		
← → m,n=1~128										← D.→ m,n


Flag:

<< Communication Format >> D8120

	Content	0	1
Bit0	Data length	7 bit	8 bit
Bit1	Parity	(00):none, (01):odd, (11):even	
Bit2			
Bit3	Stop Bit	1 bit	2 bit
Bit4	Baud rate (bps)	(0011):300, (0100):600	
Bit5		(0101):1200, (0110):2400	
Bit6		(0111):4800, (1000):9600	
Bit7		(1001):19200	
Bit8	Start 1	None	D8124
Bit9	End 1	None	D8125
Bit10	Reserved	-	-
Bit11	Reserved	-	-
Bit12	End 2	None	D8126
Bit13	RS Mode	User define	ModBus
Bit14	ModBus Mode	Ascii Mode	RTU Mode or Computer Link
Bit15	Protocol	Format 1	Format 4


- ◆ EXADP232/422/485 communication board connected to the 2<sup>nd</sup> communication port of EXPLC to execute transmitting and receiving data. The protocol is assigned by D8120
- ◆ The protocol and data frame are all defined by user, and can be selected different communication interface board, so EXPLC can be communicated with other kind of machines.
- ◆ When main unit start to operate, it will check if there is RS instruction by itself. If yes, then Computer link mode is ineffective. The Protocol will be changed to user define mode or Modbus mode.
- ◆ Computer link mode: Program of this mode can not be written RS instruction; i.e., all stations are slaver unit. It only set content of D8120 and D8121 (bit14 of D8120 have to be set 1), i.e., it can construct multi-station connection system.

Example:




- ◆ Modbus mode: Program of this mode have to use RS instruction to change protocol (bit13 of D8120 have to be set 1). Because there is RS instruction, then it can be master unit and can be slaver unit also. It uses M8122 and M8123 to control transmitting and receiving data.

Example:



- ◆ When RS executing, changing data of D8120 does not affect current operation.
- ◆ The using frequency of this instruction in program is not limited, but it only can use one execution command for one scan-time and it have to design more than one scan time of OFF time when changing.
- ◆ The communicate port of EXPLC can be as master unit or slaver unit. Therefore, once RS execute, then enable the function of communication and wait for trigger signal.
- ◆ If RS instruction is used, then PRUN instruction can't be used.



<< Request of transmission >> M8122

- ◆ When the transmit request flag M8122 to be driven in the waiting communicate status, then PLC will transmit from the head address of D100 for D98 number of bytes to slaver, and M8122 will auto reset after transmit completed.



<< Receive Finish Flag >> M8123

- ◆ When PLC finish to receive data, receive finish flag M8123 will set to “1”, user can use program to reset it.


<< Carrier Detect Flag >> M8124

Reserved


<< RS instruction formula >>



< 8 Bits Mode > M8161=ON is 8 bits operation





< 16 Bits Mode > M8161=OFF is 16 bits operation




- ◆ If error occurrence was in the communication, then error flag M8063 to be set and error code in the D8063.

## &lt;&lt; MODBUS RTU &gt;&gt; CRC error check mode

♦ switch of EXRM0808R/T





Ex: application note with Remote I/O module




- ♦ At ModBus RTU mode, number of send data must be set correctly and communication format has to be no STX/ETX.
- ♦ Data of error check is not included to number of send bytes. It is counted by PLC automatically, and result is stored to next two registers.

## &lt;&lt; MODBUS ASCII &gt;&gt; LRC error check mode

♦ switch of EXRM0808R/T




Ex: application note with Remote I/O module




- ♦ At ModBus Ascii mode, number of send data must be set correctly and communication format has to be STX/ETX.
- ♦ Data of error check is not included to number of send bytes. It is counted by PLC automatically, and result is stored to next two registers.

<< User Defined Mode >> user defined error check

Ex1: application note of master at Ascii mode




Application note of Slave




- ◆ At this mode, data of error check is counted by program designer, PLC do not calculate automatically.
- ◆ Send data must to be converted to Ascii and is stored to send area.

Ex2: application note of master at HEX mode



Application note of slave



◆ At this mode, data of error check is counted by designer, PLC do not calculate automatically.

◎ Parallel Running


FNC(81)			16 bits: PRUN(P) ----- 5 Steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	PRUN	P	32 bits: (D)PRUN(P) ----- 9 Steps				

Operands: [S.]: KnX, KnM the lowest bit device is "0"


[D.]: KnM, KnY the lowest bit device is "0"

Flag: M8073, M8129

Master program M8070=1, [S.] [D.] is pseudo operand




Slaver program M8071=1, [S.] [D.] is pseudo operand




- ◆ The content of D490~D497 of the master will transmit to D490~D497 of the slaver (M8070=1).
- ◆ The content of D500~D507 of the slaver will transmit to D500~D507 of the master (M8070=0).
- ◆ This instruction just set the status of M8070 and M8071, don't need to assign data register (D), then will auto communicate.
- ◆ Because only the data register communicate each other, just used MOV to execute conversion, then input relay of master can control the output relay of slaver, and the input relay of slaver can control the master.
- ◆ Relative parameter
  - M8122: start communication transmitted flag.
  - M8123: receive finished flag
  - M8070: master flag
  - M8071: slaver flag
  - M8129: sum check error flag
  - M8073: overtime flag
  - D8070: overtime register(ms)
  - D8072: communication taking time(ms)
- ◆ Example program please refer to EXPLC Application Note F081 ◦
- ◆ When PRUN instruction used, then can't use RS instruction.

## ◎ Hex To Ascii Conversion




Flag:



- ◆ The hexadecimal data of source [S.] to be converted ASCII code and stored into upper/lower byte of destination device [D.] for n number of bytes.
- ◆ When M8161=OFF, 16 bits operation mode.  
example: (D100)=0ABCH, (D101)=1234H

	K1	K2	K3	K4	K5	K6	K7	K8
D200 down	"C"	"B"	"A"	"0"	"4"	"3"	"2"	"1"
D200 up		"C"	"B"	"A"	"0"	"4"	"3"	"2"
D201 down			"C"	"B"	"A"	"0"	"4"	"3"
D201 up				"C"	"B"	"A"	"0"	"4"
D202 down					"C"	"B"	"A"	"0"
D202 up						"C"	"B"	"A"
D203 down							"C"	"B"
D203 up								"C"




- ◆ The hexadecimal data of source [S.] to be converted ASCII code and stored into lower byte of destination device [D.] for n number of bytes.
- ◆ When M8161=ON, 8 bits operation mode.  
example: (D100)=0ABCH, (D101)=1234H


	K1	K2	K3	K4	K5	K6	K7	K8
D200 down	"C"	"B"	"A"	"0"	"4"	"3"	"2"	"1"
D201 down		"C"	"B"	"A"	"0"	"4"	"3"	"2"
D202 down			"C"	"B"	"A"	"0"	"4"	"3"
D203 down				"C"	"B"	"A"	"0"	"4"
D204 down					"C"	"B"	"A"	"0"
D205 down						"C"	"B"	"A"
D206 down							"C"	"B"
D207 down								"C"



## ◎ Ascii To Hex Conversion



Flag:




- ◆ The ASCII code of the upper/lower byte in source [S.] to be converted to the hexadecimal data and stored into the destination device [D.] for n number byte.

- ◆ When M8161=OFF, 16 bits operation mode.

Ex.: D200 down = "0", D200 up = "A", D201 down = "B", D201 up = "C"

D202 down = "1", D202 up = "2", D203 down = "3", D203 up = "4"

	D102	D101	D100
K1			0H
K2			0AH
K3			0ABH
K4			0ABCH
K5		0H	ABC1H
K6		0AH	BC12H
K7		0ABH	C123H
K8		0ABCH	1234H



- ◆ The ASCII code of the lower byte in source [S.] to be converted to the hexadecimal data and stored into the destination device [D.] for n number byte.


- ◆ When M8161=ON, 8 bits operation mode.

Ex: D200="0", D201="A", D202="B", D203="C"

D204="1", D205="2", D206="3", D207="4"


	D102	D101	D100
K1			0H
K2			0AH
K3			0ABH
K4			0ABCH
K5		0H	ABC1H
K6		0AH	BC12H
K7		0ABH	C123H
K8		0ABCH	1234H

## ◎ Check Code



- ◆ Calculation the data of n bytes (16 bits) from the head address of source [S.], then put the Sum→D00, Vertical Parity→D01([D.]+1).

M8161=OFF 16 bit mode									
(S.)		Bit Pattern							
D100 L	K100	0	1	1	0	0	1	0	0
D100 H	K111	0	1	1	0	1	1	1	1
D101 L	K100	0	1	1	0	0	1	0	0
D101 H	K98	0	1	1	0	0	0	1	0
D102 L	K123	0	1	1	1	1	0	1	1
D102 H	K66	0	1	0	0	0	0	1	0
D103 L	K100	0	1	1	0	0	1	0	0
D103 H	K95	0	1	0	1	1	1	1	1
D104 L	K210	1	1	0	1	0	0	1	0
D104 H	K88	0	1	0	1	1	0	0	0
Vertical parity		1	0	0	0	0	1	0	1
Sum	K1091								



- ◆ Calculation the data of n bytes (8 bits) from the head address of source [S.], then put the Sum→D00, Vertical Parity→D01([D.]+1).




M8161=ON 8 bit mode									
(S.)		Bit Pattern							
D100	K100	0	1	1	0	0	1	0	0
D101	K111	0	1	1	0	1	1	1	1
D102	K100	0	1	1	0	0	1	0	0
D103	K98	0	1	1	0	0	0	1	0
D104	K123	0	1	1	1	1	0	1	1
D105	K66	0	1	0	0	0	0	1	0
D106	K100	0	1	1	0	0	1	0	0
D107	K95	0	1	0	1	1	1	1	1
D108	K210	1	1	0	1	0	0	1	0
D109	K88	0	1	0	1	1	0	0	0
Vertical parity		1	0	0	0	0	1	0	1
SUM	K1091								



◎ PID

FNC(88)		16 bits: PID ----- 9 Steps									
	PID										


EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------



[S1.] : Set Value  
[S2.] : Process Value  
[S3.] ~ [S3.]+6 : Control Parameter  
[D.] : Output manipulation value data register

} Use setting execute program as left mentioned, and stored the result (MV) into [D]

- ◆ It will occupy 25 devices continuous from assigned [S3.]. In this example, it occupy D100 ~ D124.
- ◆ When execute in first time, have to clear the content of [S3.]+7 to be 0.



- ◆ Before execute PID operation, have to use MOV command to write the parameter set value for PID control first.

[S3.]	Sampling Time (Ts)	1~32767 (ms) (can't set shorter than scan-time)
[S3.] + 1	Act direction (ACT)	BIT0 : 0 : forward action ; 1 : reverse action BIT1 : 0 : Without input change Alarm ; 1 : With input change Alarm BIT2 : 0 : Without output change Alarm ; 1 : With output change Alarm BIT3 : reserved BIT4 : reserved BIT5 : 0 : Without output limit ; 1 : With output limit BIT6 ~ BIT15 : reserved
[S3.] + 2	Input Filter ( $\alpha$ )	0 ~ 99 (%)
[S3.] + 3	Proportion Constant (Kp)	1 ~ 32767 (%)
[S3.] + 4	Integral Time Constant (Ti)	1 ~ 32767 ( x 100ms ), 0 is without integral action
[S3.] + 5	Derivative Filter Constant (Kd)	0 ~ 100 (%)
[S3.] + 6	Time Derivative Constant (Td)	1 ~ 32767 ( x 10ms ), 0 is without derivative action
[S3.] + 7	} For internal operation when execute PID	
[S3.] + 19		
[S3.] + 20	System reserved	
[S3.] + 21	System reserved	
[S3.] + 22	Output maximum value limitation, it is effective when [S3.]+1, BIT5=1	
[S3.] + 23	Output minimum value limitation, it is effective when [S3.]+1, BIT5=1	
[S3.] + 24	System reserved	


◆ Basic operation of PID instruction :

This instruction is based on speed form, measure Derivative calculation formula to execute PID operation.

In PID control, execute operation formula of forward action or reverse action according to the content of "Act direction" which is assigned by [S3.].

PID basic formula:

$$\text{Output } u(t) = K_p \left\{ e(t) + \frac{1}{T_i} \int_0^t e(t) dt + T_d \frac{de(t)}{dt} \right\} \quad e(t) = \text{error value}$$



⊙

FNC(89)			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

⊙

FNC(90)			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

⊙

FNC(91)			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

⊙

FNC(92)			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

⊙

FNC(93)			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

⊙

FNC(94)			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

⊙

FNC(95)			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

⊙

FNC(96)			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

⊙

FNC(97)			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

⊙

FNC(98)			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

⊙

FNC(99)			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

◎ Floating Point Compare


FNC(110)																EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	ECMP	P	32 bits:(D)ECMP & (D)ECMP(P) ----- 13 steps																

Operands:	<[S1.]>										<[S1.]>				
	K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z						
	<[S2.]>										<[S2.]>				

Operands:	← [ D. ] →			
	X	Y	M	S


Flag:M8020, M8021, M8022

The result is indicated by 3 bit devices specified with the head address entered as D.



When X001 OFF, then not execute ECMP, M0~M2 status unchanged

- ◆ Compare the binary floating data of the source devices [S1.] and [S2.], this will automatic ON/OFF 3 bit devices from the head address of [D.].
- ◆ When source operand assigned by constant K or H, it will be converted to binary floating data automatically.



⊙ Floating Point Zone Compare

FNC(111)						
D	EZCP	P	32 bits:(D)EZCP & (D)EZCP(P) ----- 17 steps			

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Operands:


←	[S1.]	[S2.]	[S.]	→	←	[S1.]	[S2.]	[S.]	→
K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z	

Operands:

← [ D. ] →			
X	Y	M	S


[D.] occupy 3 bit devices from the head address,[S1.] ∨ [S2.]set [S1.] ≤ [S2.]

Flag:M8020, M8021, M8022



If X001OFF, then not execute ECMP, M3~M5 status unchanged.


- ◆ The result will automatically set 3 bit devices from the head address of [D.]
- ◆ When source operand assigned by constant K or H, it will be converted to binary floating data automatically.




- ◆ Set [S1.] ≤ [S2.], if [S1.] > [S2.], then data of [S2.] is as same as data of [S1.].



⊙ Float to Scientific conversion




◆ Convert binary floating data assigned by source device to decimal floating data, and store it to destination device.




◆ Reserved

⊙ Scientific to Float conversion



◆ Convert binary floating data assigned by source device to decimal floating data, and store it to destination device.



◆ Reserved


## ⊙ Floating Point Addition

FNC(120)				EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	EADD	P	32 bits:(D)EADD & (D)EADD(P) ----- 13 steps				


Operands:	<=>		[S1.] [S2.]		[S1.] [S2.]		<=>	
	K,H	KnX	KnY	KnM	KnS	T	C	D
								<-[D.]>

Operands:			
X	Y	M	S

Flag: None



- ◆ Two devices of binary floating data are added, then the result stored by form of binary floating data at destination device.
- ◆ When source operand assigned by constant K or H, it will be converted to binary floating data automatically.



- ◆ Enable assign source operand [S.] and destination operand [D.] to same device number.


## ⊙ Floating Point Subtraction

FNC(121)				EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	ESUB	P	32 bits:(D)ESUB & (D)ESUB(P) ----- 13 steps				


Operands:	←→		[S1.] [S2.]				[S1.] [S2.]		←→		
	K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z		
										←[D.]→	

Operands:			
X	Y	M	S

Flag: None



- ◆ Binary floating data of [S1.] subtract binary floating data of [S2.], then the result stored by form of binary floating data at destination device of [D.].
- ◆ When source operand assigned by constant K or H, it will be converted to binary floating data automatically.



- ◆ Enable assign source operand [S.] and destination operand [D.] to same device number.


## ⊙ Floating Point Multiplication

FNC(122)																EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	EMUL	P	32 bits:(D)EMUL & (D)EMUL(P) ----- 13 steps																


Operands:	$\longleftrightarrow$ [S1.] [S2.] [S1.] [S2.] $\longleftrightarrow$									
	K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z	
										$\leftarrow$ [D.] $\rightarrow$

Operands:		X	Y	M	S
-----------	--	---	---	---	---

Flag: None



- ◆ Two source devices, binary floating data of [S1.] is multiplied by binary floating data of [S2.], then the result stored by form of binary floating data at destination device of [D.] .
- ◆ When source operand assigned by constant K or H, it will be converted to binary floating data automatically.




## ⊙ Floating Point Division

FNC(123)																EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	EDIV	P	32 bits:(D)EDIV & (D)EDIV(P) ----- 13 steps																


Operands:	$\longleftrightarrow$		[S1.] [S2.]					$\longleftrightarrow$		
	K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z	
									$\leftarrow[D.] \rightarrow$	

Operands:		X	Y	M	S
-----------	--	---	---	---	---

Flag: None



- ◆ The binary floating data of assignation device [S1.] is divided by binary floating data of assignation device [S2.], then the result stored by form of binary floating data at destination device of [D.] .
- ◆ When source operand assigned by constant K or H, it will be converted to binary floating data automatically.



FNC(127)				EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	ESQR	P	32 bits:(D)ESQR & (D)ESQR(P) ----- 13 steps				

Operands:

X	Y	M	S
---	---	---	---

The content of [S.] is positive number, then effective

Diagram illustrating the data flow for the **ESQR** instruction:

The instruction **X001** is decoded into fields: **[S.]**, **[D.]**, and **ESQR**. The **ESQR** field is further divided into **D 10** and **D 20**.

The **D 10** and **D 20** fields are used to calculate the destination address  $\sqrt{(D11, D10)}$ , which is then used to access the **binary floating data** in memory. The result is then stored in the **binary floating data** register.

- 

- |          |     |   |   |    |                  |                  |                  |
|----------|-----|---|---|----|------------------|------------------|------------------|
| FNC(129) |     |   | 16 bits:INT & INT ----- 5 steps         | EX | EX <sub>1S</sub> | EX <sub>1N</sub> | EX <sub>2N</sub> |
| D        | INT | P | 32 bits:(D)INT & (D)INT(P) -----9 steps |    |                  |                  |                  |

Operands:

X	Y	M	S
---	---	---	---

X001	[S.]	[D.]	(D11, D10) → (D20)
INT	D10	D20	binary floating data BIN integer, remove the number of decimal fraction
X002	[S.]	[D.]	(D101, D100) → (D111, D110)
D INT	D100	D200	binary floating data BIN integer, remove the number of decimal fraction


- 5 - 68



FNC(130)				EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	SIN	P	32 bits:(D)SIN & (D)SIN(P) ----- 9 steps				

							<[S.]>	
K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z
							<[D.]>	

X	Y	M	S	$0^\circ \leq \text{angle} < 360^\circ$
---	---	---	---	---

X000                      [S.]          [D.]          (D51, D50)RAD → (D61, D60)SIN  
 ||                      D SIN          D50          D60          binary floating data          binary floating data

- |      |   |      |  |
|------|---|------|--|
| [S.] | D 51  | D 50 | RAD value (angle x $\pi/180$ )<br>assign to binary floating data |
|      |  |      |  |
| [D.] | D 61  | D 60 | SIN value<br>binary floating data                                |



◎ Cosine

FNC(131)																			EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	COS	P	32 bits:(D)COS & (D)COS(P) ----- 9 steps																			

Operands: |<[S.]>|  

K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z
-----	-----	-----	-----	-----	---	---	---	-----


  
|<[D.]>|

Operands: 


X	Y	M	S
---	---	---	---

 $0^{\circ} \leq \text{angle} < 360^{\circ}$

Flag:



◆ Used assigned angle (RAD) by source device [S.] to get COS value, then store the result at destination device [D.].



◎ Tangent

FNC(132)																			EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	TAN	P	32 bits:(D)TAN & (D)TAN(P) ----- 9 steps																			

Operands: |<[S.]>|  

K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z
-----	-----	-----	-----	-----	---	---	---	-----


  
|<[D.]>|

Operands: 


X	Y	M	S
---	---	---	---

 $0^{\circ} \leq \text{angle} < 360^{\circ}$

Flag:



◆ Used assigned angle (RAD) by source device [S.] to get TAN value, then store the result at destination device [D.].



◎ Byte Swap

FNC(147)			16 bits:SWAP & SWAP(P) ----- 5 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	SWAP	P	32 bits:(D)SWAP & (D)SWAP(P) -----9 steps				





Operands:

				[S.]				
K,H	KnX	KnY	KnM	KnS	T	C	D	Z

Operands:

X	Y	M	S
---	---	---	---


Flag




- ◆ If use continuative executing instruction, each scan cycle will execute to exchange, please pay attention.
- ◆ This instruction is as same as FNC17 (XCH) function of expanded.

## ◎ FNC150 – 159 Position Control

- ◆ FNC(150~159) with two axes pulse output position control function
- ◆ The Ex series of controller pulse output signal: pulse (negative logic) + sign, as following drawing



- ◆ The pulse duty cycle is 50% ON, 50% OFF
- ◆ Single position control. The curve condition of controller and relative device.



- ◆ When choose Y00, then special function of X00 input, like high speed counter C235, C241, C244, C246, C247, C249, C254 and interrupt signal I000, I001 can't choose. ( except MPG function and zero signal)
- ◆ When choose Y01, then special function of X01 input, like high speed counter C236, C241, C244, C246, C247, C249, C254 and interrupt signal I100, I101 can't choose again. ( except MPG function and zero signal)



Ⓒ Absolute current value read

FNC(155)			16 bits:ABS ----- 7 steps									
D	ABS		32 bits:(D)ABS ----- 11 steps									

Operands:

K,H	KnX	KnY	KnM	KnS	T	C	D	Z
-----	-----	-----	-----	-----	---	---	---	---

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Operands:

X	Y	M	S
---	---	---	---

Flag: M8029

Reserved

◎ Zero return

FNC(156)		16 bits:ZRN ----- 9 steps									
D	ZRN	32 bits:(D)ZRN ----- 17 steps									

Operands: 

[S1.] [S2.]									
K,H	KnX	KnY	KnM	KnS	T	C	D	Z	

Operands: 


[S3.]>		<[D.]>	
X	Y	M	S

Flag: M8029


X10	[S1.]	[S2.]	[S3.]	[D.]
ZRN	K1000	D00	X02	Y00

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

- ◆ [S1.] specify zero return speed (Home Speed) 10 ~ 100,000 Hz ◦  
[S2.] specify creep speed 10 ~ 32,767 Hz ◦  
[S3.] specify the Near point signal (A contact), range:X00~X07( pulse catch flag M8170~M8177) ◦  
Servo motor zero signal fixed X00 (Y00), X01(Y01) output point, edge signal be selected, so don't care a, b contact  
[D.] specify pulse output point ◦ ( Pulse:Y00,Y01, Sign:Y02,Y03 )
- ◆ When execute ZRN, zero-return busy flag M8138 (Y00) or M8139 (Y01) will be set automatically to avoid driving DRVI, DRVA at same time.
- ◆ Y00 or Y01 only can use once and have to choose transistor output mode.
- ◆ After this instruction executing, acceleration/deceleration time D8164, D8166 data will change to [S2.] data.
- ◆ FNC(156)ZRN acceleration/deceleration separate flag M8150 and M8151 ineffective.
- ◆ Avoid executing zero return initial direction error, Ex1s, Ex1n, Ex2n series offer some relative parameter. User can set it according to machinery characteristics.  
When M8158, M8159=0, choose M8156, M8157 to decide zero return initial direction, =0:forward, =1:reverse.  
When M8158, M8159=1, choose bias absolute position D8154, D8152 and dog point absolute position D8176 , D8178 to compare to decide initial direction.  
If (D8155,D8154) > (D8177,D8176), then reverse direction. If (D8155,D8154) < (D8177,D8176), then forward position.
- ◆ For search dog point speed, system use pulse catch flag (M8170~M8177) to be dog point input point.
- ◆ In Ex1s, Ex1n, Ex2n series, there are two modes for zero return (1) forward mode M8154, M8155=1  
(2) reverse mode M8154, M8155=0  
(1) reverse mode M8156 =1or M8157=1 (When M8158=0 or M8159=0)



◆ Forward mode example (this example initial direction control by flag M8156 or M8157)  
initial direction could also choose to control by dog point absolute position.




◆ Attention

◆ When execute FNC(156)ZRN, the content of bias speed frequency D8168 or D8170 will change to (Creep) search servo zero speed value.


◆ Reverse mode example ( initial direction control by dog point absolute position )

initial direction could also choose to control by flag M8156 or M8157


If bias absolute position greater than dog point position, then reverse. If bias absolute position next than dog point position, then forward.



- ◆ Forward mode touch hardware limited switch, stay 1 second, then reverse example ( this example initial direction control by flag M8156 or M8157)






◆ forward mode touch software limited switch, stay 1 second, then reverse ( this example initial direction control by flag M8156 or M8157)







◎ Pulse V

FNC(157)			16 bits:PLSV ----- 7 steps									
D	PLSV		32 bits:(D)PLSV ----- 13 steps									

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------



- ◆ [S.] assign output frequency and forward(+)reverse(-)direction ◦ [16bits]:10~32,767Hz, [32bits]:10 ~ 100,000 Hz.
- [D1.] assign pulse output point ◦ (fixed Y00,Y01 output point) ◦
- [D2.] assign direction output point ◦ (fixed Y02,Y03 output point) ◦
- ◆ About above mentioned example, if D102=0, then it is without target running mode, like fig. 157-1, 157-2; if D102≠0, then it is target running mode.
- ◆ When pulse output, can change content of [S.], but can't change sign(+,-). If drive contact OFF, then decelerate to bias speed stop directly. M8140 and M8141 are mark location change flag.
- ◆ Following mode can reach, refer to Application Note :



◎ Drive to increment


FNC(158)			16 bits:DRVI ----- 9 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	DRVI		32 bits:(D)DRVI ----- 17 steps				

Operands:


[S1.] [S2.]								
K,H	KnX	KnY	KnM	KnS	T	C	D	Z

Operands:

[D1.] [D2.]			
X	Y	M	S




- ◆ [S1.] specify output pulse number, Don't care flag M8134,M8135 ◦  
[S2.] specify output frequency ◦ [16bits]:10~32,767Hz, [32bits]:10 ~ 100,000 Hz.  
[D1.] specify pulse output signal point ◦ (only Y00,Y01)  
[D2.] specify direction output signal point ◦ (only Y02,Y03)
- ◆ For Y00 or Y01, this instruction can be used once, and only transistor module can be selected.
- ◆ When executing DRVI, busy flag M8182 (Y00)or M8183 (Y01) will be set automatically by system.
- ◆ When output pulse, modify the content of [S1] [S2] is ineffective ◦








◆ Example of single position drive condition mode, stop then start again, then will output remain pulse number




◎ Drive to absolute

FNC(159)			16 bits:DRVA ----- 9 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	DRVA		32 bits:(D)DRVA ----- 17 steps				





- ◆ [S1.] specify absolute address ◦  
Don't care Flag M8134,M8135.  
[S2.] specify output frequency ◦ [16bits]:10~32,767Hz, [32bits]:10 ~ 100,000 Hz.  
[D1.] specify pulse output signal point ◦ (only Y00,Y01)  
[D2.] specify direction output signal point ◦ (only Y02,Y03)
- ◆ For Y00 or Y01, this instruction can be used once, and only transistor module can be selected.
- ◆ When executing DRVA, busy flag M8182 (Y00) or M8183 (Y01) will be set automatically by system.
- ◆ When output pulse, modify content of [S1] [S2] is ineffective ◦




◎ Time Compare

FNC(160)			16 bits:TCMP & TCMP(P) ----- 5 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	TCMP	P					



Flag: M8020, M8021, M8022



◆ Time of source device「[S1.],[S2.],[S3.]」compare with time value which stored at 3 bits from the head address of [S.]. According the result, the device of 3 bits from the head address of [D.] will be ON/OFF automatically.

- [S1.] : “hour” assign 「0~23」 hour.
- [S2.] : “min” assign 「0~59」 min.
- [S3.] : “sec” assign 「0~59」 sec.

- [S.] : “hour” assign 「0~23」 hour.
- [S.] + 1 : “min” assign 「0~59」 min.
- [S.] + 2 : “sec” assign 「0~59」 sec.

[D.] , [D.] + 1 , [D.] + 2 : according the result, device of 3 bits from the head address of [D.] is ON/OFF automatically.

◆ The content of real time clock stored at special register D8015(hour), D8014(min), D8013(sec).

⊙ Time Zone Compare

FNC(161)		16 bits:TZCP & TZCP(P) ----- 9 steps					EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	TZCP	P								


Operands:

← [S1.][S2.][S3.] →								
K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z

Operands:

← [D.] →				Occupy 3 bits from the head address of [D.], set [S1.] ≤ [S2.]					
X	Y	M	S						

Flag: M8020, M8021, M8022





◆ Compare it with time value zone of 3 bits from the head address of [S.]. According to the result, then 3 bits from the head address of [D.] will be ON/OFF automatically.

[S1.], [S.] +1, [S.] +2 : The lower limit of compare range, assign “hour” , “min” , “sec”.  
[S2.], [S2.] +1, [S2.] +2 : The topper limit of compare range, assign “hour” , “min” , “sec”.

[S.], [S.] +1, [S.] +2 : real time clock, assign “hour” , “min” , “sec”.  
[D.], [D.] +1, [D.] +2 : According result of comparison, device of 3 bits from the head address of [D.] is ON/OFF automatically.

Setting range of “hour” , “min” , “sec” compare with real time clock, reference to FNC160 (TCMP).

Flag: M8020, M8021, M8022



FNC(163)			16 bits: TSUB & TSUB(P) ----- 7 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
	TSUB	P					

					← [S1.] [S2.] →			
K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z
					← [D.] →			

X	Y	M	S
---	---	---	---

- ◆ The time value stored at 3 bits from the head address of [S1.] subtract the time value stored at 3 bits from the head address of [S2.], then stored the result at the device of 3 bits from the head address of [D.].
- ◆ The result less than “0”, borrow flag ON, and the result of subtraction added 24, then stored at [D.]

- ◆ The result is “0” (0hour 0min 0sec), then zero flag M8020 ON.
- ◆ Setting range of “hour”, “min”, “sec” compare with real time clock, reference to FNC160(TCMP) instruction.

⊙ Time Read

FNC(166)			16 bits: TRD & TRD(P) ----- 5 steps									
	TRD	P										

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------

Operands:

K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z
<----- [D.] ----->								

Operands:

X	Y	M	S	Occupy 7 bits from the head address of [D.]			
---	---	---	---	---	--	--	--

Flag:



Device	Item	Data		Device	Item
D8018	Year	0~99(last two figure)	————>	D0	Year
D8017	Month	1~12	————>	D1	Month
D8016	Date	1~31	————>	D2	Date
D8015	Hours	0~23	————>	D3	Hours
D8014	Minutes	0~59	————>	D4	Minutes
D8013	Seconds	0~59	————>	D5	Seconds
D8019	Week	0(Sun)~6(Sat)	————>	D6	Week

⊙ Time Write

FNC(167)			16 bits: TWR & TWR(P) ----- 5 steps									
	TWR	P										

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------


Operands: |<----- [S.] ----->|

K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z
-----	-----	-----	-----	-----	---	---	---	-----

Operands:

X	Y	M	S
---	---	---	---

Flag:





Device	Item	Data		Device	Item
D10	Year	0~99(last two figure)	————>	D8018	Year
D11	Month	1~12	————>	D8017	Month
D12	Date	1~31	————>	D8016	Date
D13	Hours	0~23	————>	D8015	Hours
D14	Minutes	0~59	————>	D8014	Minutes
D15	Seconds	0~59	————>	D8013	Seconds
D16	Week	0(Sun)~6(Sat)	————>	D8019	Week





◎ GRAY CODE

FNC(170)			16 bits:GRY & GRY(P) ----- 5 steps									
D	GRY	P	32 bits:(D)GRY & (D)GRY(P) ----- 9 steps									

EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
----	------------------	------------------	------------------





Flag:






- ◆ [S.] effective value range  
When 16 bits operation : 0~32,767  
When 32 bits operation : 0~2,147,483,647

◎ GRAY CODE

FNC(171)			16 bits:GBIN & GBIN(P) ----- 5 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	GBIN	P	32 bits:(D)GBIN & (D)GBIN(P) -----9 steps				



Flag:



- ◆ When FNC51 (REFF) be used, need notice filter time (D8020-D8037) will response time.
- ◆ [S.] effective value range  
When 16 bits operation: 0~32,767  
When 32 bits operation: 0~2,147,483,647

◎ LD ※ (LoaD compare)

FNC(224~230)		16 bits: ----- 5 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	LD ※	32 bits: ----- 9 steps				

※ : = , > , < , <> , ≤ , ≥

Operands:

[S1.] [S2.]									
K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z	


Operands:

X	Y	M	S
---	---	---	---

Flag:

◆ Comparison of BIN to the content of two source operands, according the result, update operate status

FNC No.	16 bits instruction	32 bits instruction	ON	OFF
224	LD =	<b>D</b> LD =	[S1.] = [S2.]	[S1.] ≠ [S2.]
225	LD >	<b>D</b> LD >	[S1.] > [S2.]	[S1.] ≤ [S2.]
226	LD <	<b>D</b> LD <	[S1.] < [S2.]	[S1.] ≥ [S2.]
228	LD < >	<b>D</b> LD < >	[S1.] ≠ [S2.]	[S1.] = [S2.]
229	LD ≤	<b>D</b> LD ≤	[S1.] ≤ [S2.]	[S1.] > [S2.]
230	LD ≥	<b>D</b> LD ≥	[S1.] ≥ [S2.]	[S1.] < [S2.]



- ◆ The upper bit of [S1.][S2.] is sign bit, i.e. 0: positive, 1: negative
- ◆ If use 32 bits counter (C200~) to compare, have to use 32 bits instruction.  
If use 16 bits instruction to compare, then error will occur.

## ◎ AND ※ ( AND compare ) AND=, AND>, AND<, AND<>, AND<=, AND>=

FNC(232~238)		16 bits: ----- 5 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	AND ※	32 bits: ----- 9 steps				

※ : = , > , < , <> , ≤ , ≥

Operands:	<div>←----- [S1.][S2.] -----&gt;</div>								
	K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z


Operands:

X	Y	M	S
---	---	---	---

Flag:

- ◆ Comparison of BIN to the content of two source operands, according to the result, update operate status.

FNC No.	16 bits instruction	32 bits instruction	ON	OFF
232	AND =	<b>D</b> AND =	[S1.] = [S2.]	[S1.] ≠ [S2.]
233	AND >	<b>D</b> AND >	[S1.] > [S2.]	[S1.] ≤ [S2.]
234	AND <	<b>D</b> AND <	[S1.] < [S2.]	[S1.] ≥ [S2.]
236	AND < >	<b>D</b> AND < >	[S1.] ≠ [S2.]	[S1.] = [S2.]
237	AND ≤	<b>D</b> AND ≤	[S1.] ≤ [S2.]	[S1.] > [S2.]
238	AND ≥	<b>D</b> AND ≥	[S1.] ≥ [S2.]	[S1.] < [S2.]



- ◆ The upper bit of [S1.][S2.] is sign bit, i.e. 0: positive, 1: negative
- ◆ Use 32 bits counter (C200~) to compare, have to use 32 bits instruction.  
If use 16 bits instruction to compare, then error will occur.

◎ OR ※ (OR compare) OR=, OR>, OR<, OR<>, OR<=, OR>=

FNC(240~246)		16 bits: ----- 5 steps	EX	EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>
D	OR ※	32 bits: ----- 9 steps				

※ :=, >, <, <>, ≤, ≥

Operands:

← [S1.][S2.] →									
K,H	KnX	KnY	KnM	KnS	T	C	D	V,Z	


Operands:

X	Y	M	S
---	---	---	---

Flag:

◆ Comparison of BIN to the content of two source operands, according the result, update operate status.

FNC No.	16 bits instruction	32 bits instruction	ON	OFF
240	OR =	<b>D</b> OR =	[S1.] = [S2.]	[S1.] ≠ [S2.]
241	OR >	<b>D</b> OR >	[S1.] > [S2.]	[S1.] ≤ [S2.]
242	OR <	<b>D</b> OR <	[S1.] < [S2.]	[S1.] ≥ [S2.]
244	OR < >	<b>D</b> OR < >	[S1.] ≠ [S2.]	[S1.] = [S2.]
245	OR ≤	<b>D</b> OR ≤	[S1.] ≤ [S2.]	[S1.] > [S2.]
246	OR ≥	<b>D</b> OR ≥	[S1.] ≥ [S2.]	[S1.] < [S2.]



- ◆ The upper bit of [S1.][S2.] is sign but, i.e. 0:positive, 1:negative
- ◆ When use 32 bits counter (C200~) to compare, then have to use 32 bits instruction.  
If use 16 bits instruction to compare, then error will occur.

## 6. Special Auxiliary Relay & Data Register

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8000	Run monitor a contact	○	○	○	ON	√	×
M8001	Run monitor b contact	○	○	○	OFF	√	×
M8002	Initial pulse a contact	○	○	○	---	√	×
M8003	Initial pulse b contact	○	○	○	---	√	×
M8004	Error occurrence	○	○	○	OFF	√	×
M8005							
M8006							
M8007							
M8008	24V power failure	○	○	○	OFF	√	×
M8009	24Vdc down	○	○	○	OFF	√	×

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8010							
M8011	10ms clock pulse 5ms ON 5ms OFF	○	○	○	---	√	×
M8012	100ms clock pulse 50ms ON 50ms OFF	○	○	○	---	√	×
M8013	1.0sec clock pulse 0.5sec ON 0.5sec OFF	○	○	○	---	√	×
M8014	1.0min clock pulse 0.5min ON 0.5min OFF	○	○	○	---	√	×
M8015							
M8016							
M8017							
M8018							
M8019	Real Time Clock Data Error Flag	○	○	○	OFF	√	√

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8020	Zero flag	○	○	○	OFF	√	√
M8021	Borrow flag	○	○	○	OFF	√	√
M8022	Carry flag	○	○	○	OFF	√	√
M8023							
M8024							
M8025							
M8026							
M8027							
M8028							
M8029	Instruction execution complete flag	○	○	○	OFF	√	√

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8030							
M8031							
M8032							
M8033							
M8034	Output disable when ON	○	○	○	OFF	√	√
M8035	Run/Stop flag	○	○	○	---	√	√
M8036	Forced run mode	○	○	○	---	√	√
M8037	Forced stop mode	○	○	○	---	√	√
M8038							
M8039	Constant scan-time mode flag	○	○	○	OFF	√	√

## 6. Special Auxiliary Relay & Data Register

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8000	Watchdog timer (ms)	○	○	○	100	√	√
D8001	Type & Version	○	○	○	---	√	×
D8002	Memory capacity	○	○	○	---	√	√
D8003	Memory type	○	○	○	---	√	×
D8004	Error number	○	○	○	0	√	×
D8005							
D8006							
D8007							
D8008							
D8009							

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8010	Present scan time (unit = 0.1ms)	○	○	○	10	√	√
D8011	Min. scan time (unit = 0.1ms)	○	○	○	10	√	×
D8012	Max. scan time (unit = 0.1ms)	○	○	○	10	√	×
D8013	Second	○	○	○	0	√	√
D8014	Minute	○	○	○	0	√	√
D8015	Hour	○	○	○	12	√	√
D8016	Day	○	○	○	11	√	√
D8017	Month	○	○	○	08	√	√
D8018	Year	○	○	○	03	√	√
D8019	Week	○	○	○	1	√	√

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8020	X000~X007 filter	○	○	○	5	√	√
D8021	X010~X017 filter	○	○	○	5	√	√
D8022	X020~X027 filter	○	○	○	5	√	√
D8023	X030~X037 filter	○	○	○	5	√	√
D8024	X040~X047 filter	○	○	○	5	√	√
D8025	X050~X057 filter	○	○	○	5	√	√
D8026	X060~X067 filter	○	○	○	5	√	√
D8027	X070~X078 filter	○	○	○	5	√	√
D8028	Z index register	○	○	○	0	√	√
D8029	V index register	○	○	○	0	√	√

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8030	X100~X107 filter	○	○	○	5	√	√
D8031	X110~X117 filter	○	○	○	5	√	√
D8032	X120~X127 filter	○	○	○	5	√	√
D8033	X130~X137 filter	○	○	○	5	√	√
D8034	X140~X147 filter	○	○	○	5	√	√
D8035	X150~X157 filter	○	○	○	5	√	√
D8036	X160~X167 filter	○	○	○	5	√	√
D8037	X170~X177 filter	○	○	○	5	√	√
D8038	End of User Program Step Number	○	○	○	---	√	×
D8039	Constant scan time	○	○	○	---	√	√

※ D8001: 22 102

↗ Version 1.02

## 6. Special Auxiliary Relay & Data Register

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8040							
M8041							
M8042							
M8043							
M8044							
M8045							
M8046	STL state ON	○	○	○	OFF	√	√
M8047	STL monitoring enable	○	○	○	OFF	√	√
M8048							
M8049							

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8050	I0xx int. disable when ON	○	○	○	ON	√	√
M8051	I1xx int. disable when ON	○	○	○	ON	√	√
M8052	I2xx int. disable when ON	○	○	○	ON	√	√
M8053	I3xx int. disable when ON	○	○	○	ON	√	√
M8054	I4xx int. disable when ON	○	○	○	ON	√	√
M8055	I5xx int. disable when ON	○	○	○	ON	√	√
M8056	I6xx int. disable when ON	○	○	○	ON	√	√
M8057	I7xx int. disable when ON	○	○	○	ON	√	√
M8058	I8xx int. disable when ON	○	○	○	ON	√	√
M8059	Don't used						

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8060	I/O configuration error	○	○	○	OFF	√	×
M8061	PLC hardware error	○	○	○	OFF	√	×
M8062	RS232C error	○	○	○	OFF	√	×
M8063	Link/485 error	○	○	○	OFF	√	×
M8064	Parameter error	○	○	○	OFF	√	×
M8065	Syntax error	○	○	○	OFF	√	×
M8066	Program error	○	○	○	OFF	√	×
M8067	Operation error	○	○	○	OFF	√	×
M8068	Operation error	○	○	○	OFF	√	×
M8069	I/O bus error	○	○	○	OFF	√	×

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8070	=1, master station	○	○	○	OFF	√	√
M8071	=1, slave station	○	○	○	OFF	√	√
M8072	Reserved	○	○	○	OFF	√	×
M8073	Parallel link master station overtime flag	○	○	○	OFF	√	×
M8074							
M8075	Ready to start sampling trace instruction						
M8076	Sampling trace ready instruction					√	√
M8077	Sampling trace executing signal					√	×
M8078	Sampling Trace	○	○	○	OFF	-	-
M8079	Reserved	○	○	○	OFF	-	-



## 6. Special Auxiliary Relay & Data Register

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8040	STL on state no.1	○	○	○	---	√	×
D8041	STL on state no.2	○	○	○	---	√	×
D8042	STL on state no.3	○	○	○	---	√	×
D8043	STL on state no.4	○	○	○	---	√	×
D8044	STL on state no.5	○	○	○	---	√	×
D8045	STL on state no.6	○	○	○	---	√	×
D8046	STL on state no.7	○	○	○	---	√	×
D8047	STL on state no.8	○	○	○	---	√	×
D8048							
D8049							

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8050	I0xx int. vector	○	○	○	---	√	×
D8051	I1xx int. vector.	○	○	○	---	√	×
D8052	I2xx int. vector	○	○	○	---	√	×
D8053	I3xx int. vector	○	○	○	---	√	×
D8054	I4xx int. vector	○	○	○	---	√	×
D8055	I5xx int. vector	○	○	○	---	√	×
D8056	I6xx int. vector	○	○	○	---	√	×
D8057	I7xx int. vector	○	○	○	---	√	×
D8058	I8xx int. vector	○	○	○	---	√	×
D8059							

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8060	I/O configuration error	○	○	○	---	√	×
D8061	PLC hardware error	○	○	○	---	√	×
D8062	Communication error	○	○	○	---	√	×
D8063	Communication error	○	○	○	---	√	×
D8064	Parameter error	○	○	○	---	√	×
D8065	Syntax error	○	○	○	---	√	×
D8066	Circuit error	○	○	○	---	√	×
D8067	Operation error	○	○	○	---	√	×
D8068	Error code	○	○	○	---	√	×
D8069	Error step numbers	○	○	○	---	√	×

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8070	Parallel link time-out register (ms)	○	○	○	---	√	√
D8071							
D8072	Parallel link spending time (ms)	○	○	○	---	√	×
D8073							
D8074	Sampling remain times	○	○	○	○	√	×
D8075	Sampling times set (1-256)	○	○	○	---	√	√
D8076	Sampling cycle time set <<0: sample per cycle , 1:10ms sample once...	○	○	○	---	√	√
D8077	Sampling trace condition assigned			○	---	√	√
D8078	Set component no. of conditioned sampling trace			○	---	√	√
D8079	Sampling data index			○	---	√	×

## 6. Special Auxiliary Relay & Data Register

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8080	Don't used				---	-	x
M8081	Don't used				---	-	x
M8082	Don't used				---	-	x
M8083	Don't used				---	-	x
M8084	Don't used				---	-	x
M8085	Don't used				---	-	x
M8086	Don't used				---	-	x
M8087	Don't used				---	-	x
M8088	Don't used				---	-	x
M8089	Don't used				---	-	x

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8090	Don't used				---	-	x
M8091	Don't used				---	-	x
M8092	Don't used				---	-	x
M8093	Don't used				---	-	x
M8094	Don't used				---	-	x
M8095	Don't used				---	-	x
M8096	Don't used				---	-	x
M8097	Don't used				---	-	x
M8098	Don't used				---	-	x
M8099	High-speed ring counter enable flag(0.1ms)	○	○	○	---	√	x

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8100	Don't used				---	-	x
M8101	Don't used				---	-	x
M8102	Don't used				---	-	x
M8103	Don't used				---	-	x
M8104	Don't used				---	-	x
M8105	Don't used				---	-	x
M8106	Don't used				---	-	x
M8107	Don't used				---	-	x
M8108	Don't used				---	-	x
M8109	Don't used				---	-	x

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8110	2AD-CH1 Voltage (OFF) or Current (ON) Monitor Selective Flag	○	○	○	---	√	√
M8111	2AD-CH2 Voltage (OFF) or Current (ON) Monitor Selective Flag	○	○	○	---	√	√
M8112	2AD-CH1 Enable Flag	○	○	○	---	√	√
M8113	2AD-CH2 Enable Flag	○	○	○	---	√	√
M8114	2TC-CH1 Enable Flag	○	○	○	---	√	√
M8115	2TC-CH2 Enable Flag	○	○	○	---	√	√
M8116	2PT-CH1 Enable Flag	○	○	○	---	√	√
M8117	2PT-CH2 Enable Flag	○	○	○	---	√	√
M8118	2LD-CH1 Enable Flag	○	○	○	---	√	√
M8119	2LD-CH2 Enable Flag	○	○	○	---	√	√

## 6. Special Auxiliary Relay & Data Register

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8080	Sampling bit component No.00				---	-	×
D8081	Sampling bit component No.01				---	-	×
D8082	Sampling bit component No.02				---	-	×
D8083	Sampling bit component No.03				---	-	×
D8084	Sampling bit component No.04				---	-	×
D8085	Sampling bit component No.05				---	-	×
D8086	Sampling bit component No.06				---	-	×
D8087	Sampling bit component No.07				---	-	×
D8088	Sampling bit component No.08				---	-	×
D8089	Sampling bit component No.09				---	-	×

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8090	Sampling bit component No.10				---	-	×
D8091	Sampling bit component No.11				---	-	×
D8092	Sampling bit component No.12				---	-	×
D8093	Sampling bit component No.13				---	-	×
D8094	Sampling bit component No.14				---	-	×
D8095	Sampling bit component No.15				---	-	×
D8096	Sampling character component No.00				---	-	×
D8097	Sampling character component No.01				---	-	×
D8098	Sampling character component No.02				---	-	×
D8099	Up-operation ring counter(unit:0.1ms)				---	-	×

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8100	System reserved				---	-	×
D8101	System reserved				---	-	×
D8102	Memory capacity 2:2k, 4:4k, 8:8k steps			○	---	√	×
D8103	System reserved, don't used				---	-	×
D8104	System reserved, don't used				---	-	×
D8105	System reserved, don't used				---	-	×
D8106	System reserved, don't used				---	-	×
D8107	System reserved, don't used				---	-	×
D8108	System reserved				---	-	×
D8109	System reserved				---	-	×

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8110	2AD, TC, PT, 2LD parameter (refer to user's manual)	○	○	○	---	√	√
D8111	2AD, TC, PT, 2LD parameter (refer to user's manual)	○	○	○	---	√	√
D8112	2AD-CH1 measurement value	○	○	○	0	√	×
D8113	2AD-CH2 measurement value	○	○	○	0	√	×
D8114	2AD, TC, PT, LD parameter (refer to user's manual of 2AD)	○	○	○	---	√	√
D8115	2AD, TC, PT, LD parameter (refer to user's manual of 2AD)	○	○	○	---	√	√
D8116	2AD, TC, PT, LD parameter (refer to user's manual of 2AD)	○	○	○	---	√	√
D8117	2AD, TC, PT, LD parameter (refer to user's manual of 2AD)	○	○	○	---	√	√
D8118	Internal system reserved, don't used				---	-	×
D8119	Internal system reserved, don't used				---	-	×

## 6. Special Auxiliary Relay & Data Register

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8120	Reserved	○	○	○	OFF	-	-
M8121	Send wait flag	○	○	○	OFF	√	√
M8122	Send request flag	○	○	○	OFF	√	√
M8123	Receive complete flag	○	○	○	OFF	√	√
M8124	Carrier detection flag	○	○	○	OFF	√	√
M8125					---		
M8126					---		
M8127					---		
M8128	Modbus CRC checksum error flag	○	○	○	OFF	√	×
M8129	Modbus LRC checksum error flag	○	○	○	OFF	√	×

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8130	Y00 Without Target Flag	○	○	○	OFF	√	√
M8131	Y01 Without Target Flag	○	○	○	OFF	√	√
M8132	Y00 Emergency Stop Flag FNC(157)PLSV	○	○	○	OFF	√	√
M8133	Y01 Emergency Stop Flag FNC(157)PLSV	○	○	○	OFF	√	√
M8134	FNC(59)PLSR Y00 absolute position drive flag	○	○	○	OFF	√	√
M8135	FNC(59)PLSR Y01 absolute position drive flag	○	○	○	OFF	√	√
M8136	Y00 MPG enable flag FNC(59)			○	OFF	√	√
M8137	Y01 MPG enable flag FNC(59)			○	OFF	√	√
M8138	Y00 MPG busy flag FNC(59)			○	OFF	√	×
M8139	Y01 MPG busy flag FNC(59)			○	OFF	√	×

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8140	Y00 Mark Flag FNC(157)PLSV	○	○	○	OFF	√	√
M8141	Y01 Mark Flag FNC(157)PLSV	○	○	○	OFF	√	√
M8142	FNC(59)PLSR Linear Interpolation enable flag				---		
M8143	FNC(59)PLSR Circular Interpolation enable flag				---		
M8144	FNC(59)PLSR Y00 Zero Return Flag	○	○	○	OFF	√	√
M8145	FNC(59)PLSR Y01 Zero Return Flag	○	○	○	OFF	√	√
M8146	FNC(59) PLSR Y00 Jog Forward Flag	○	○	○	OFF	√	√
M8147	FNC(59) PLSR Y01 Jog Forward Flag	○	○	○	OFF	√	√
M8148	FNC(59) PLSR Y00 Jog Reverse Flag	○	○	○	OFF	√	√
M8149	FNC(59) PLSR Y01 Jog Reverse Flag	○	○	○	OFF	√	√

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8150	DRVI,DRVA Y00 accelerate time and decelerate time separated flag	○	○	○	OFF	√	√
M8151	DRVI,DRVA Y01 accelerate time and decelerate time separated flag	○	○	○	OFF	√	√
M8152	FNC(59)PLSY,FNC(156)ZRN Y00 zero return finish flag	○	○	○	OFF	√	√
M8153	FNC(59)PLSY,FNC(156)ZRN Y01 zero return finish flag	○	○	○	OFF	√	√
M8154	FNC(156) Y00 zero return mode, 0:reverse mode 1:forward mode	○	○	○	OFF	√	√
M8155	FNC(156) Y01 zero return mode, 0:reverse mode 1:forward mode	○	○	○	OFF	√	√
M8156	Y00 zero return direction, when M8158=0 then 0:forward 1:reverse	○	○	○	OFF	√	√
M8157	Y01 zero return direction, when M8159=0 then 0:forward 1:reverse	○	○	○	OFF	√	√
M8158	Y00 ZRN init dir selection, =0 decide by M8156, =1 decide by D8177,6	○	○	○	OFF	√	√
M8159	Y01 ZRN init dir selection, =0 decide by M8156, =1 decide by D8179,8	○	○	○	OFF	√	√

## 6. Special Auxiliary Relay & Data Register

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8120	Communication protocol format	○	○	○	0368h	√	√
D8121	Station Number	○	○	○	00h	√	√
D8122	Remaining points of transmit data	○	○	○	---	√	√
D8123	Receive data points	○	○	○	---	√	√
D8124	Header (STX)	○	○	○	02h	√	√
D8125	Terminator1 (ETX1)	○	○	○	03h	√	√
D8126	Terminator2 (ETX2)	○	○	○	---	√	√
D8127							
D8128							
D8129	Time-out detection (ms)	○	○	○	200	√	√

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8130	Y00 MPG movement ( Lower Word )			○	0	√	√
D8131	Y00 MPG movement ( Upper Word )			○		√	√
D8132	Y01 MPG movement ( Lower Word )			○	0	√	√
D8133	Y01 MPG movement ( Upper Word )			○		√	√
D8134	Y00 MPG following time (ms)			○	10	√	√
D8135	Y01 MPG following time (ms)			○	10	√	√
D8136	Y00 target relative position ( Lower Word )	○	○	○	0	√	√
D8137	Y00 target relative position ( Upper Word )	○	○	○		√	√
D8138	Y01 target relative position ( Lower Word )	○	○	○	0	√	√
D8139	Y01 target relative position ( Upper Word )	○	○	○		√	√

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8140	Y00 current absolute position ( Lower Word )	○	○	○	0	√	√
D8141	Y00 current absolute position ( Upper Word )	○	○	○			
D8142	Y01 current absolute position ( Lower Word )	○	○	○	0	√	√
D8143	Y01 current absolute position ( Upper Word )	○	○	○			
D8144	Y00 relative position movement ( Lower Word )	○	○	○	0	√	×
D8145	Y00 relative position movement ( Upper Word )	○	○	○			
D8146	Y01 relative position movement ( Lower Word )	○	○	○	0	√	×
D8147	Y01 relative position movement ( Upper Word )	○	○	○			
D8148	Y00 remain pulse ( Lower Word )	○	○	○	0	√	×
D8149	Y00 remain pulse ( Upper Word )	○	○	○			

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8150	Y01 remain pulse ( Lower Word )	○	○	○	0	√	×
D8151	Y01 remain pulse ( Upper Word )	○	○	○			
D8152	Y00 starting absolute position ( Lower Word )	○	○	○	0	√	√
D8153	Y00 starting absolute position ( Upper Word )	○	○	○			
D8154	Y01 starting absolute position ( Lower Word )	○	○	○	0	√	√
D8155	Y01 starting absolute position ( Upper Word )	○	○	○			
D8156	Y00 maximum output frequency ( Lower Word )	○	○	○	100K	√	√
D8157	Y00 maximum output frequency ( Upper Word )	○	○	○			
D8158	Y01 maximum output frequency ( Lower Word )	○	○	○	100K	√	√
D8159	Y01 maximum output frequency ( Upper Word )	○	○	○			

## 6. Special Auxiliary Relay & Data Register

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8160	SWAP function	○	○	○	OFF	√	√
M8161	8/16bits selection flag	○	○	○	---	√	√
M8162					---	-	x
M8163					---	-	x
M8164					---	-	x
M8165					---	-	x
M8166					---	-	x
M8167					---	-	x
M8168					---	-	x
M8169					---	-	x

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8170	X00 pulse catch	○	○	○	OFF	√	√
M8171	X01 pulse catch	○	○	○	OFF	√	√
M8172	X02 pulse catch	○	○	○	OFF	√	√
M8173	X03 pulse catch	○	○	○	OFF	√	√
M8174	X04 pulse catch	○	○	○	OFF	√	√
M8175	X05 pulse catch	○	○	○	OFF	√	√
M8176	X06 pulse catch	○	○	○	OFF	√	√
M8177	X07 pulse catch	○	○	○	OFF	√	√
M8178	Reserved				---	-	x
M8179	Reserved				---	-	x

Following Device For Monitor Used, Will Auto set or clear by system

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8180	Y00 FNC(59)PLSR Busy Flag	○	○	○	OFF	√	x
M8181	Y01 FNC(59)PLSR Busy Flag	○	○	○	OFF	√	x
M8182	Y00 FNC(158)DRVI, FNC(159)DRVA Busy Flag	○	○	○	OFF	√	x
M8183	Y01 FNC(158)DRVI, FNC(159)DRVA Busy Flag	○	○	○	OFF	√	x
M8184	Y00 FNC(156)ZRN Busy Flag	○	○	○	OFF	√	x
M8185	Y01 FNC(156)ZRN Busy Flag	○	○	○	OFF	√	x
M8186	Linear Interpolation busy flag						
M8187							
M8188	Circular Interpolation busy flag						
M8189							

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8190	Y00 FNC(59)PLSR Zero Return Busy Flag	○	○	○	OFF	√	x
M8191	Y01 FNC(59)PLSR Zero Return Busy Flag	○	○	○	OFF	√	x
M8192	Y00 FNC(157)PLSV Busy Flag	○	○	○	OFF	√	x
M8193	Y01 FNC(157)PLSV Busy Flag	○	○	○	OFF	√	x
M8194	Y00 FNC(57)PLSY Busy Flag	○	○	○	OFF	√	x
M8195	Y01 FNC(57)PLSY Busy Flag	○	○	○	OFF	√	x
M8196	Y00 FNC(59)PLSR Jog Forward Busy Flag	○	○	○	OFF	√	x
M8197	Y01 FNC(59)PLSR Jog Reverse Busy Flag	○	○	○	OFF	√	x
M8198	Y00 FNC(59)PLSR Jog Forward Busy Flag	○	○	○	OFF	√	x
M8199	Y01 FNC(59)PLSR Jog Reverse Busy Flag	○	○	○	OFF	√	x

## 6. Special Auxiliary Relay & Data Register

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8160	Y00 current speed (pps) Lower Word	○	○	○	0	√	×
D8161	Y00 current speed (pps) Upper Word	○	○	○			
D8162	Y01 current speed (pps) Lower Word	○	○	○			
D8163	Y01 current speed (pps) Upper Word	○	○	○			
D8164	Y00 acc/deceleration time (ms)	○	○	○	100	√	√
D8165	Y00 deceleration time (ms) , when M8150 ON effective	○	○	○	100	√	√
D8166	Y01 acc/deceleration time (ms)	○	○	○	100	√	√
D8167	Y01 deceleration time (ms), when M8151 ON effective	○	○	○	100	√	√
D8168	Y00 bias speed (pps)	○	○	○	100	√	√
D8169	Y00 search servo Z phase times	○	○	○	1	√	√

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8170	Y01 bias speed (pps)	○	○	○	100	√	√
D8171	Y01 search servo Z phase times	○	○	○	1	√	√
D8172	Y00 pulse number of accelerate to maximum speed ( Lower Word )	○	○	○	0	√	×
D8173	Y00 pulse number of accelerate to maximum speed ( Upper Word )	○	○	○			
D8174	Y01 pulse number of accelerate to maximum speed ( Lower Word )	○	○	○	0	√	×
D8175	Y01 pulse number of accelerate to maximum speed ( Upper Word )	○	○	○			
D8176	Y00 Dog Point Absolute Address ( Lower Word )	○	○	○	0	√	√
D8177	Y00 Dog Point Absolute Address ( Upper Word )	○	○	○			
D8178	Y01 Dog Point Absolute Address ( Lower Word )	○	○	○	0	√	√
D8179	Y01 Dog Point Absolute Address ( Upper Word )	○	○	○			

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8180	The content of Z0 register	○	○	○	0	√	√
D8181	The content of V0 register	○	○	○	0	√	√
D8182	The content of Z1 register	○	○	○	0	√	√
D8183	The content of V1 register	○	○	○	0	√	√
D8184	The content of Z2 register	○	○	○	0	√	√
D8185	The content of V2 register	○	○	○	0	√	√
D8186	The content of Z3 register	○	○	○	0	√	√
D8187	The content of V3 register	○	○	○	0	√	√
D8188	The content of Z4 register	○	○	○	0	√	√
D8189	The content of V4 register	○	○	○	0	√	√

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8190	The content of Z5 register	○	○	○	0	√	√
D8191	The content of V5 register	○	○	○	0	√	√
D8192	The content of Z6 register	○	○	○	0	√	√
D8193	The content of V6 register	○	○	○	0	√	√
D8194	The content of Z7 register	○	○	○	0	√	√
D8195	The content of V7 register	○	○	○	0	√	√
D8196	Y00 MPG electronic gear ratio (numerator)			○	1	√	√
D8197	Y00 MPG electronic gear ratio (denominator)			○	1	√	√
D8198	Y01 MPG electronic gear ratio (numerator)			○	1	√	√
D8199	Y01 MPG electronic gear ratio (denominator)			○	1	√	√

## Up/Down Counter

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8200   M8234	When M8xxx=1, Cxxx down counter When M8xxx=0, Cxxx up counter	○	○	○	---	√	√

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8200   D8234	Reserved	○	○	○	---	-	×

## High Speed Counter

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
M8235   M8245	When M8xxx=1, Cxxx down counter When M8xxx=0, Cxxx up counter	○	○	○	---	√	√
M8246   M8255	If Cxxx is down counter Then M8xxx=1 If Cxxx is up counter Then M8xxx=0	○	○	○	---	√	×

Number	Content Of Register	The series of PLC				R	W
		EX <sub>1S</sub>	EX <sub>1N</sub>	EX <sub>2N</sub>	Default		
D8235   D8245	system reserved, don't used.	○	○	○	---	-	×
D8246   D8249	system reserved, don't used.	○	○	○	---	-	×




## ◆ Trouble shooting :

While ERR LED is lit:

Example 1:

- To monitor register of error code D8004.
- If D8004=8061, then monitor value of D8061.
- If D8061=6106, error code 6106 means AC power quality no good.
- To improve quality of AC power supply.


\* Please refer to following pages to know more error codes.



Example 2:

- To monitor register of error code D8004.
- If D8004=8066, then monitor value of D8066.
- If D8066=6609, error code 6609 means there is no END command.
- To check user's program.

\* Please refer to following pages to know more error codes.



Error code	Associated Meaning
0000	No error
6001	
6002	
6003	
6004	
6005	
6006	
6007	
6008	
6009	

Error code	Associated Meaning
0000	No error
6101	SRAM hardware error
6102	
6103	Dummy Error
6104	EEPROM hardware error
6105	Led frame error
6106	AC power quality no good
6107	24Vdc power failure
6108	Monitor program overflow
6109	User program overflow

Error code	Associated Meaning
0000	No error
6201	
6202	
6203	
6204	
6205	
6206	
6207	
6208	
6209	

Error code	Associated Meaning
0000	No error
6301	
6302	
6303	
6304	
6305	
6306	
6307	
6308	
6309	Watchdog overflow

Error code	Associated Meaning
0000	No error
6401	
6402	
6403	
6404	
6405	
6406	
6407	
6408	
6409	


Error code	Associated Meaning
0000	No error
6501	
6502	
6503	
6504	
6505	
6506	System program error
6507	System watchdog error
6508	
6509	No this instruction

Error code	Associated Meaning
0000	No error
6601	LD & LDI used continuously more than 8
6602	LD, LDI & ANL, ORL incorrect
6603	MPS used continuously more than 11 times
6604	MPP & MPS incorrect
6605	STL & RET error
6606	No SRET or IRET instruction
6607	FOR & NEXT error
6608	MC & MCR incorrect
6609	END missing

Error code	Associated Meaning
0000	No error
6701	
6702	
6703	
6704	
6705	Applied instruction error (program keep run)
6706	Applied instruction error (program stop)
6707	
6708	
6709	

## © LYPLC Ex1s,Ex1n,Ex2n series RS232-C INTERFACE PIN ARRANGEMENT

- ◆ Up view the connector of LYPLC Ex1s, Ex1n, Ex2n series




1	RTS
2	TXD
3	GND
4	CTS
5	5V+
6	GND
7	RXD
8	

- ◆ If connect to the data access (with power), don't connect 5V+ to each other.

## © IBM PC RS232-C INTERFACE PIN ARRANGEMENT

9 針 RS - 232	25 針 RS - 232
1 : CD	8 : CD
2 : RXD	3 : RXD
3 : TXD	2 : TXD
4 : DTR	20 : DTR
5 : GND	7 : GND
6 : DSR	6 : DSR
7 : RTS	4 : RTS
8 : CTS	5 : CTS
9 : RI	22 : RI

## EX20P HAND HELD PROGRAMMING PANEL PROCEDURE



# LIYAN PROGRAMMABLE LOGIC CONTROLLER

Lyplc-edoc0204v292e

LIYAN ELECTRIC INDUSTRIAL LTD.

TEL : 886 - 4 - 25613700

FAX : 886 - 4 - 25613408

Website : <http://www.liyanplc.com>

E – mail : [twliyan@ms16.hinet.net](mailto:twliyan@ms16.hinet.net)