

System architecture

Nicolas Lacaille

Presentation

- Computer system is made up of
	- Microprocessor
	- **≻**Clock
	- **≻**Memory
- ◆ For each cycle processor
	- Fetch an instruction from memory (program)
	- \triangleright Execute instruction
- Instruction can do
	- **▶ Data processing**
	- Move data from/to memory
	- ▶ Branch to an other address in memory

External communication

- Since a microprocessor can only move data to/from memory external communication can only be done with special memory device : interfaces
- To exchange data with external peripherals, processor need interfaces
	- Processor side interface are memory device called I/O port or memory mapped registers
	- User side interface are specialized device for specific peripheral
- Applications control peripheral through the I/O port of interfaces (exchange data, control the device, knowing the state of the device, ...)

Simple system

More complex system

Example

- An embedded system control an industrial process
	- **► On one side you have captor connected to input ports**
	- \triangleright On the other side you have motor unit connected to output ports
- The application do cycle made up of
	- Reading data from the input port (at a known memory address)
	- Computing the data
	- Writing new data to the output port

Memory mapped register

- Input / output port are device register that can be acceded in the physical memory map
	- Memory mapped register
- Memory mapped register, most of time, don't work like standard memory use for variable
	- Read only (RO) or Write only (WO) registers
	- Variable size (8, 16, 32 bits)
	- \triangleright Values can change outside the running application
- The correct type must be used in C language
- The 'volatile' term must be used (signals compiler that the variable can be changed outside the program)

Samples

Using a simple pointer to access the I/O port

volatile unsigned *port = (unsigned int *) $0x40000000$; /*for an output port $*/$ *port = value ; /* for an input port \ast / variable = \ast port;

◆ C macro

#define port *(volatile unsigned int *) 0x40000000

port = value ; $\frac{\pi}{8}$ or value = port */

• Using a macro provided by the kernel

HAL_WRITE_UINT32(address, value) or *inl(int)* or …

Using structure

struct port { volatile unsigned config; volatile unsigned data; } *portA;

portA = (struct port $*$) 0x40000000; $portA \rightarrow config = value1;$ value2 = portA->data;

ARM7TDMI microprocessor

Presentation

- ◆ 32 bits general purpose architecture
- ◆ 3 stages pipeline RISC architecture
- 32 bits instructions (ARM mode) or 16 bits instructions for code compression (THUMB mode)
- Register to register and load/store architecture
- Single bus for instruction and data
- Low consumption (for embedded system)

Execution modes

- ◆ 7 execution modes
	- User (usr)
	- Supervisor (svc) privilieged for OS
	- FIQ (fiq) : Fast Interrupt
	- IRQ (irq) : Normal Interrupt
	- System (sys) privileged for OS
	- Abort (abt) addressing's fault
	- Undefined : not defined instruction
- Changed are done by software or on special event (exceptions)
- Modes out of usr are privileged modes

Registers

- ◆ 31 general purpose registers
- Only 16 registers can be used in each mode \triangleright r() \rightarrow r15
- In all mode
	- \triangleright r15 is program counter (pc)
	- \triangleright r14 is the link register (lr)
	- \triangleright r13 is the stack pointer (sp)
- By convention (AAPCS/EABI)
	- \triangleright r4 to r11 are variable registers (v1 to v8)
	- \triangleright r0 to r3 are scratch/argument registers (a1 to a4)

indicates that the normal register used by User or System mode has
been replaced by an alternative register specific to the exception mode

PSR

- ◆ PSR : program state register
	- cpsr : current program state register
	- spsr : saved program state register (only present in privileged mode)
- ◆ CPSR contains
	- \blacktriangleright ALU flags (C, V, Z, N)
	- \triangleright I and F flags for allowing interrupts
	- Processor mode

3 stages pipeline

- ◆ 3 operations per cycles (instructions parallelism)
	- **Fetch** : instructions fetch
	- Decode : operands fetch
	- Execute : integer operation and store
- ◆ PC points 2 instructions forward the executing one (fetch)
- No branch prediction

ARM instruction set

- ◆ 32 bits RISC instructions :
	- Register to register or register to immediate operand operations
	- CPSR flags are not changed except if explicitly asked
	- Load/store instruction for moving data from register to/from memory (register based addressing)
- Most instructions can be conditionally executed

ARM instructions

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0

…

…

THUMB instruction set

- ◆ 16 bits : instructions are more constrained
	- **► Only 8 registers are code reachable**
	- Shortest immediate operands
- Flags are always updated (no more explicitly)
- Only branch instruction can be conditional

THUMB instruction

l/subtract e/compare/add **otract immediate** J operations egister operations anch exchange -relative load ad/store with register set ad/store sign-extended e/halfword ad/store with immediate set ad/store halfword relative load/store ad address offset to stack pointer sh/pop registers tiple load/store ditional branch tware Interrupt

conditional branch

ng branch with link

ARM7 exceptions

Principe

- When an exception occurs
	- PC-4 is saved in lr_mode
	- CPSR is saved in SPSR_mode
	- **► CPSR** is changed
		- Mode becomes : svc, irq, fiq, data or prefetch abort depending the exception
		- I bit is set (IRQ not allowed) for all exceptions
		- F bit is set if the exception is a FIQ or reset
	- ▶ PC is loaded with exception vector
		- Address between 0x0 (reset) to 0x1C (FIQ)

Exception vectors

◆ For arm processor each mode has their own stack pointer

- Allow the exception handler to save data in its own memory area without corrupting the application data
- During the execution of the exception handler no interrupt are allowed
	- \triangleright No peripheral or system services can be serviced without re-enable interrupt
- Exception handler are architecture specific and differs from standard function
	- Exception routine need special entry and exit code that can be written in asm or provided by a library

Code example

; Exception Vectors

; Mapped to Address 0.

; Absolute addressing mode must be used.

; Dummy Handlers are implemented as infinite loops which can be modified.

FIQ Addr DCD FIQ Handler

ARM architecture evolution

ARM7TDMI ARM922T

Thumb instruction set

ARM926EJ-S ARM946E-S ARM966E-S

Improved ARM/Thumb Interworking **DSP** instructions Extensions:

Jazelle (5TEJ)

ARM1136JF-S ARM1176JZF-S **ARM11 MPCore**

SIMD Instructions Unaligned data support Extensions:

Thumb-2 (6T2) TrustZone (6Z)

Multicore (6K)

Cortex-A8/R4/M3/M1 Thumb-2 Extensions:

v7A (applications) - NEON

v7R (real time) - HW Divide

V7M (microcontroller) - HW Divide and Thumb-2 only

NXP - LPC2478

Nicolas Lacaille

Présentation

- Microcontroler from nxp with ARM7TDMI-S core
- Running up to 80MHz
- ◆ 64 kbyte of SRAM
- 518 kbyte of flash program memory
- External memory interface
	- An external memory controller is present to connect static or dynamic RAM or FLASH
- Peripherals
	- AHB peripherals (VIC, ethernet, usb, memory, FastGPIO)
	- APB peripherals (sérial, Timer, PWM, ADC, RT clock, ...)

Block diagram

Memory map

Memory map

Remapping

- ARM exception vectors are at address $0x0 \rightarrow 0x1C$
- Remapping on LPC2478 consists in changing some memory address to map vector address (64 byte from $0x0$ to $0x3F$

• Modes :

MEMMAP Register

Flash bootloader

- Provide initial operation after reset and means to programs user flash memory
- At reset, with certain conditions an ISP handler is invoked (In System Programming)
	- ▶ P2.10 sampled low
	- Watchdog flag not set
- If P2.10 is sampled High, the boot loader search for a valid user program in flash
	- A checksum of exception vector is done (signature in $0x14$) added with the sum of other exception vectors must be 0)
	- \triangleright If checksum is valid the user program is launch otherwise no

Clock

◆ 3 oscillators

 $f_{\text{pll}} =$

2∗*M*

N

- \triangleright Main oscillator : 1 to 24 MHz (12MHz)
- \triangleright Internal RC oscillator (4MHz)
- **► RTC oscillator**
- All oscillator can drive a PLL and subsequently the CPU
- PLL allow to choose the CPU clock frequency from the clock source

Clock

Selecting clock

- At startup, the internal RC oscillator is used and PLL is bypassed
- User boot can activate the main oscillator (SCS : system Control ans Status Register)
- When main oscillator is stabilized user program can use it as clock source for the PLL (CLKSRCSEL register) and activate it with specific value (PLLCFG to choose M and N)
- CPU (CCLKCFG) and USB (USBCLKCFG) divider are set
- ◆ Peripheral clocks are set (PCLKSEL0 and 1)

Example : ConfigurePLL() (framework.c)

void ConfigurePLL **(void){ unsigned int** MValue**,** NValue**;**

Peripheral clocks

Table 57. Peripheral Clock Selection register 1 (PCLKSEL1 - address 0xE01F C1AC) bit description

Table 58. Peripheral Clock Selection register bit values

[1] For PCLK_RTC only, the value '01' is illegal. Do not write '01' to the PCLK_RTC. Attempting to write '01' results in the previous value being unchanged.

PCLKSEL0 PCLKSEL1

Power

- 4 special modes of power reduction :
	- \blacktriangleright Idle
		- Clocks core stopped
		- Resume on reset or interrupt
	- **► Sleep**
		- Main oscillator powered down and all clock stopped
		- Wake up on reset or interrupt
		- PLL must be reconfigured
	- Power-down
		- All clock powered down
		- Flash is powered down (unlike sleep)
	- Deep power-down
		- Power regulator turned off (register values are not retained)

UNIVERSITÉ DE TECHNOLOGIE DE BELEORT-MONTRÉLIARD

Peripheral power control

Each peripheral can be turned off (clock disable)

Control of power peripheral done through PCONP reg.

1 : enable 0 : disable

If peripheral is disable, read or write register are not valid

UNIVERSITÉ DE TECHNOLOGIE DE BELEORT-MONTRÉLIARD

Peripheral power control

Each peripheral can be turned off (clock disable)

Control of power peripheral done through PCONP reg.

1 : enable 0 : disable

If peripheral is disable, read or write register are not valid

External Memory Controller

- Dynamic memory interface support including Single Data Rate SDRAM.
- Asynchronous static memory device support including RAM, ROM, and Flash, with or without asynchronous page mode.
- Low transaction latency.
- Read and write buffers to reduce latency and to improve performance.
- 8 bit, 16 bit, and 32 bit wide static memory support.
- 16 bit and 32 bit wide chip select SDRAM memory support.
- Static memory features include:
	- Asynchronous page mode read
	- Programmable wait states
	- Bus turnaround delay
	- Output enable and write enable delays
	- $-$ Extended wait
- Four chip selects for synchronous memory and four chip selects for static memory devices.
- Power-saving modes dynamically control CKE and CLKOUT to SDRAMs.
- Dynamic memory self-refresh mode controlled by software.
- Controller supports 2 kbit, 4 kbit, and 8 kbit row address synchronous memory parts. That is typical 512 MB, 256 MB, and 128 MB parts, with 4, 8, 16, or 32 data bits per device.
- Separate reset domains allow the for auto-refresh through a chip reset if desired.

Note: Synchronous static memory devices (synchronous burst mode) are not supported.

EMC

LPC2478 board : external memory

- External NOR FLASH $(32 \text{ MBit} = 4 \text{ MByte} \text{ in size})$ addressed by CS0 (address range: 0x8000 0000 – 0x80FF FFFF). Accessed via 16-bit databus.
- External NAND FLASH (1 GBit = 128 MByte in size) addressed by CS1 (address range: 0x8100 0000 – 0x81FF FFFF). Accessed via 8-bit databus.
- External SDRAM (256 MBit = 32 MByte in size) addressed by DYCS0 (address range: 0xA000 0000 – 0xA1FF FFFF). Accessed via 32-bit databus

Memory Accelerator Module

- Small SRAM memory between flash and core
- Allow fast instruction access
	- Direct access to flash is limited to 20MHz (50ns access time)
- Load 4 arm instructions from flash
	- ≥ 2 buffers are alternatively used to maintain prefetch rate
- Include a branch trail buffer for loops

```
 /* Set memory accelerater module*/
  MAMCR = 0;
#if Fcclk \leq 20000000
  MAMTIM = 1;
#else
#if Fcclk < 40000000MAMTIM = 2;
#else
  MAMTIM = 3;
#endif
#endif
  MAMCR = MAM_SETTING; //0=disabled, 1=partly enabled (enabled for code prefetch, but not for data), 2=fully enabled
```
PIN

• To reduce number of pins on chip, pins are multiplexed

 \triangleright Different functions can use the pins

• Registers which are controlling pin function are PINSEL (PINSEL0 to PINSEL11) PINMODE (PINMODE0 to PINMODE9)

Table 130. Pin function select register 0 (PINSEL0 - address 0xE002 C000) bit description

PINSEL controls pin multiplexer

Table 146. Pin Mode select register 0 (PINMODE0 - address 0xE002 C040) bit description

PINMODE0 Symbol		Value	Description	Reset value
1:0	P0.00MODE		PORT0 pin 0 on-chip pull-up/down resistor control.	00
		00	P0.00 pin has a pull-up resistor enabled.	
		01	Reserved. This value should not be used.	
		10	P0.00 pin has neither pull-up nor pull-down.	
		11	P0.00 has a pull-down resistor enabled.	
31:30	P0.15MODE		PORT0 pin 15 on-chip pull-up/down resistor control. 00	

PINMODE define electrical pin connexion

UNIVERSITÉ DE TECHNOLOGIE DE BELFORT-MONTBÉLIARD

Exemple

GPIO : General Purpose I/O

- 5 general purpose 32 bits port
- GPIO controller are located on the local bus for fast controlling
- ◆ Port0 and Port1 can also be controlled by legacy control register on APB bus (slow)
- ◆ Port0 and Port2 can generate interrupts on individual change of individual pin
- ◆ Each individual pin can be configured as input or out put (FIOxDIR)
- ◆ Each individual pin can be masked (FIOxMASK) for reading and writing (read 0 and no effects on write)

Registers

Writing on a pin

- To configure pin as output a 1 must be written on the corresponding pin in FIOxDIR (0 is for input)
- ◆ To set or clear a pin Two register can be used
	- \triangleright FIOxSET : set the pin by writing a 1 on the corresponding bit
	- \triangleright FIOxCLEAR : clear the bin by writing a 1 on the corresponding bit
- Writing a value in FIOxPIN can also be used
- Corresponding bit in FIOxMASK must be 0
- \bullet Ex

FIO0DIR = $0x2$; // set direction for bit 1 $FIOOSET = 0x2$; // set P0.1 FIOOCLEAR = $0x2$; // clear P0.1

 $FIOODIR = 0x2$: $FIOOPIN \mid = 0x2; \; // set P0.1$ FIO0PIN $&=-0x^2$; // clear P0.1

Interrupt with GPIO

- Port0 and 2 can be configured to generate interrupt
- 2 pairs of enable/status registers are present : one for a rising edge and one for falling edge
	- \triangleright InEnF/R : enable corresponding pin for interrupt
	- \triangleright IntStatF/R (RO) : to verify which pin has generate interrupt
- ◆ Interrupt must be cleared through IntClr register

Table 160 GPIO interrunt register man

Exemple

```
void led210_init(void){
   // Power control
   //GPIO cannot be turned off
   // CLOCK
  PCLKSEL1 \delta = - (0x^3 \ll 2); /3:2 = 0000 (CCLK / 4)
   // PIN :
   // function select for P2.10 (GPIO) in PINSEL4 (PINSEL4[21..20] = 0b00) (RW)
  PINSEL4 \&= \sim (3 \lt 20) ;
   // connect mode selection for pin (00 = pull up resistor selected) (RW)
  PINMODE4 \&= \sim (3 \lt 20) :
   //PIO
  // direction mode selection : output = 1 et input = 0 (out selected) (R/W)FIO2DIR = (1 \le 10);
  // to allowed read an write on the selected pin (0 = enable)
  FIO2MASK \&= \sim (1 \lt -10);
}
void led210 turn on(void) {
  FIO2CLR = 1 < 10:
}
void led210 turn off(void){
  FIO2SET = 1 << 10;
}
```
Clock for pio :chap4 p59 & 60

Peripheral Clock Selection register 1 (PCLKSEL1 - address 0xE01F C1AC) bit Table 57. description

Table 58. Peripheral Clock Selection register bit values

[1] For PCLK_RTC only, the value '01' is illegal. Do not write '01' to the PCLK_RTC. Attempting to write '01' results in the previous value being unchanged.

 PCLKSEL1 $\&=$ \sim $(0 \times 3 \ll 2)$;

The 2 bits 3:2 are cleared, selecting a clock of CCLK/4 for the GPIO

PINconnect

/* function select for P2.10 (GPIO) in PINSEL4 $(PINSEL4[21..20] = 0b00) (RW) *$ PINSEL4 $\delta = -(3 \ll 20)$;

General purpose timer

- The LPC2478 includes four 32-bit Timer/Counters
- Count cycles of the system derived clock or an externally-supplied clock
- Include programmable 32-bit prescaler
- Can optionally generate interrupts or perform other actions at specified timer values, based on four match registers
	- ▶ Set LOW on match, Set HIGH on match, Toggle on match, Do nothing on match.
- The Timer/Counter also includes four capture inputs to trap the timer value when an input signal transitions
	- \triangleright A capture event may also optionally generate an interrupt

Prescaler

Prescaler and Timer counter control

- ◆ Prescaler :
	- Each PCLK edge the prescaler counter is incremented
	- When the prescaler counter equals the prescaler register the timer counter is incremented and the prescaler counter is cleared
- ◆ Timer Control register :
	- Enable or disable the 2 counter (prescaler and timer)
	- reset of the timer counter and the prescaler counter

Capture mode

- Use to measure pulse duration
	- Counter captured on external events on CAP pin
		- Rising edge, falling edge, toggle
	- \triangleright Interrupt request can be generated by a capture

Match mode

- Used to control the counter
	- \triangleright Disable or reset the counters
- Can generate an interrupt request on match
- The pin level can be changed on match (external match register)

► Set, cleared, toggle

UNIVERSITÉ DE TECHNOLOGIE DE BELFORT-MONTBÉLIARD

Timing on match

User manual

Table 548: Timer Control Register (TCR, TIMERn: TnTCR - addresses 0xE000 4004, 0xE000 8004, 0xE007 0004, 0xE007 4004) bit description

Table 550: Match Control Register (T[0/1/2/3]MCR - addresses 0xE000 4014, 0xE000 8014, 0xE007 0014, 0xE007 4014) bit description

Lab Example

```
static void mdelay(unsigned int ms)
{
T1TCR = 0x02; // stop and reset timer
T1PR = 0x00; // set prescaler to zero
 T1MR0 = ms * (Fpc1k / 1000); // Fpc1k = 36000000T1MCR = 0x04; // stop timer on match
 T1TCR = 0x01; // start timer
```
 //wait until delay time has elapsed : test the 'enable' bit while(T1TCR $& 0x01$)

```
 ;
}
```
I2C

- ◆ Inter Integrated Circuit (Two Wire Interface)
- Two wire communication bus (synchronous serial transmission)
- Multimaster
- 400kbit/s (for slow devices)
- ◆ Each device has an address (8 or 10 bits) which is used when addressed in slave mode

UNIVERSITÉ DE TECHNOLOGIE DE BELFORT-MONTBÉLIARD

I2C bus connection

Fig 111. I²C bus configuration

Transfer

- Master drives the clocks and initiate transfer
- Slave respond to master request
- ◆ A Transmission is started by a "start" sequence
- Data are transferred in sequence of 8 bits (from/to master) MSb first
	- ▶ Data are changed during low edge of clock
	- \triangleright Data must be stable during high edge of clock
- Transmission ends with a "stop" sequence
- For each 8 bits data receiver must acknowledge sender by sending an "ack" bit (low level)

UNIVERSITÉ DE TECHNOLOGIE DE BELFORT-MONTBÉLIARD

Start and stop conditions

Figure 5. Bit transfer on the I²C-bus

Transfers

- Transfer from master to slave
	- First byte transmitted by master is slave address (7 bits)
	- \triangleright The 8th bit is low signaling a write to the device
	- Next follows a numbers of data bytes
	- ▶ Slave returns an ACK bit after each received byte

Transfers

- Transfer from slave to master
	- First byte transmitted by master is slave address (7 bits)
	- \triangleright The 8th bit is high signaling a read from the device
	- Next follows a numbers of data bytes send by the slave
	- \triangleright The master send a NACK to stop the reading

UNIVERSITÉ DE TECHNOLOGIE DE BELFORT-MONTBÉLIARD

LPC I2C interface

Handling the interface

- Master Transmitter mode
	- Initialize ICONSET (clear SI/STA/STO in I2CONCLR)

- \triangleright Set the STA bit (SI bit is set when done and a new status code is present in I2STAT)
- Place data in I2DAT register (Address for first byte)
- **► Clear SI and STA**
- Wait for SI (set when data has been sent, new status code)
- **► Place new data**
- …
- \triangleright Set STO to end transmission
Sample code

 $I20CONSET = I2C STA;$ /* send START */ while (!(I20CONSET & I2C_SI)); $\frac{\partial^* W}{\partial t}$ for START */ /* check status to handle error */ I20CONCLR = I2C_SI | I2C_STA; $\frac{\text{# clear SI and STA *}}{\text{# of } 120}$

I20DAT = slave address; $/$ /* slave address */ while (!(I20CONSET $& 12C$ SI)); /* Wait for ADDRESS send */ /* check status to handle error $(nack)*/$ I20CONCLR = I2C SI; $\frac{\text{8} \times \text{8}}{\text{8}}$ /* clear SI */

 $I20\text{DAT} = \text{data0}$; $\frac{\text{4} \times \text{data0}}{\text{4}}$ while (!(I20CONSET & I2C_SI)); $\frac{\pi}{8}$ Wait for DATA send */ /* check status to handle error (nack)*/ $I20CONCLR = I2C SI;$ /* clear SI */

 $I20CONSET = I2C STO;$ /* send STOP */ while (I20CONSET $& 12C$ STO); /* Wait for STOP */

/* note : STO is cleared automatically */

Note

- Controlling interface
	- \triangleright For every events
		- SI is set
		- A status code is present in I2STAT
	- When SI is set, the status code can be used to take appropriate action
	- After each operation, software must wait for SI to be set (interruption can be used)
- ◆ Bit AA is used to allow interface to become slave
- Repeated STA (new start before stop) must be used with some interface (selecting register inside a device before a read by example)

LPC2478 -75

Sample 2 : using I2CISR

```
Void I2CISR(void) {
       switch(I2STAT){
              \case (0x08): //start bit
                     I2CONCLR = I2C<sub>STA</sub>;I2DAT = I2CAddress; //send address
                     break;
              case(0x18): //slave address ack
                     I2DATA = I2CData;
                     break;
              \cose(0x20): // slave address nack
                     I2DATA = I2CAddress;break;
              case(0x28): // data ack
                     I2CONSET = I2C_STO;break
              default :
                     break;
       }
       I2CONCLR = I2C \text{ SI}; // clear interrupt flag
       VICVectAddr = 0; //VIC ack
}
```
Exemple of device : PC19532 (led driver)

- ◆ I2C 16 led driver
- Controlled by 10 registers
- ◆ Writing
	- \triangleright Sending address of the device : 0xC0
	- \triangleright Sending the number of the register
	- \triangleright Sending data to the device register
- Reading
	- \triangleright Sending address of the device : 0xC0
	- \triangleright Sending the number of the register
	- \triangleright Sending address of the device : 0xC1 with repeated STA
	- \triangleright read data from the device register

Bus transaction

PCA9532 registers

Table 4. INPUT0 - Input register 0 description

Remark: The default value 'X' is determined by the externally applied logic level (normally logic 1) when used for directly driving LED with pull-up to V_{DD}.

INPUT1 - Input register 1 description Table 5.

PCA9532 registers

Table 10. LS0 to LS3 - LED selector registers bit description Legend: * default value.

Example

- PCA9532 is connected to pin P0.27 (SDA0) and to pin P0.28 (SCL0) (an I2C EPROM is also connected)
- Initialization
	- Power activation for $IZCO$: $PCONP0 \mid = 1 \ll 7$
	- \geq Clock division : PCLKSEL0[15:14] = 00 for pclk = cclk/4 = 18MHz => PCLKSEL0 &= \sim (3<<14)
	- Pin : PINSEL1 $[23:22] = 01$ and PINSEL1 $[25:24] = 01$
		- PINSEL & = \sim ((3 << 22) | (3 << 24))
		- PINSEL1 $= (1 \ll 22) | (01 \ll 24)$
	- \triangleright Clock timing (100kHz)
		- High duty cycle = 90 pclk tic : I20SCLH = 90
		- Low duty cycle = 90 pclk tic : I20SCLL = 90
	- I2C0CONCLR = I2C_AA | I2C_SI | I2C_STO | I2C_STA | I2C_I2EN
	- \geq I2C0CONSET = I2C_I2EN

Sample code to light led 8 to 11

 $I20CONSET = I2C STA;$ /* send START */ while (!(I20CONSET & I2C_SI)); $\frac{\partial^* W}{\partial t}$ for START */ /* check status to handle error */ $I20CONCLR = I2C_SI | I2C_STA;$ /* clear SI and STA */ $I20\text{DAT} = 0\text{xC0}$; $\frac{\text{PCA} \text{address} \cdot \text{C}}{\text{PCA} \text{address}}$ while (!(I20CONSET $& 12C$ SI)); /* Wait for ADDRESS send */ /* check status to handle error (nack)*/ 120 CONCLR = I2C SI; $\frac{\text{8} \times \text{8}}{\text{8}}$ /* clear SI */ $I20DATA = 0x18$; $\frac{\text{8}}{\text{8}}$ /* select register LS2 and AI*/ while (!(I20CONSET & I2C_SI)); $\frac{\partial^* W}{\partial t}$ for DATA send */ /* check status to handle error $(nack)*/$ I20CONCLR = I2C SI; $\frac{\text{8} \times \text{8}}{\text{8}}$ /* clear SI */ I20DAT = $0x01 | 0x4 | 0x10 | 0x40$; /* 4 leds on : led8 to 11 */ while (!(I20CONSET & I2C_SI)); $\frac{\partial^* W}{\partial t}$ for DATA send $\frac*{\partial t}$ /* check status to handle error $(nack)*/$ I20CONCLR = I2C SI; $\frac{\text{8} \times \text{8}}{\text{8}}$ /* clear SI */ $I20CONSET = I2C STO;$ /* send STOP */ while (I20CONSET $&$ I2C_STO); $\frac{\text{# Wait for STOP}}{\text{#}}$

/* note : STO is cleared automatically */

VIC : Vectored Interrupt Controller

- ◆ 32 interrupt request inputs
- Interrupt request must be HIGH level
- VIC ORs vectored interrupt request to produce irq or fiq signal to the core
- ◆ Each interrupt can be enable or disable
- Each interrupt can be asserted by software
- Each interrupt is assigned to irq or fiq line
- ◆ Each interrupt is programmed with a priority on 4 bits
	- ≥ 0 : highest priority
	- \triangleright 15 : lowest priority

Diagram

VIC registers

Registers

- **VICSoftInt** : ORed with interrupt request
	- **VICSoftIntClear** : to clear one or more bit in VICSoftInt
- ◆ **VICIntEnable** : enable soft and hard irq
	- **VICIntEnClear** : to clear one or more bit in VICIntEnable
- **VICProtect** : allow usr mode to access VIC register
- **VICIntSelect** : contribue to irq(0) or fiq (1)
- **VICIrqStatus**/**VICFiqStatus** : show active irq/fiq request
- **VICVectAddr0-31** : isr address for each request lines
- **VICVectPriority0-31** : priority for each request lines, 0 to 15 with 15 lowest priority
- **VICAddress** : address of isr that is to be serviced
	- \triangleright Musts be written at end of isr to acknowledge the IRQ

Interrupt flow

...

- When interrupt N occurs, if interrupt is enable the irq line is asserted
- \bullet If the interrupt line is not masked
	- \triangleright Bit N in VICIntEnable set
	- \triangleright The current priority is lower than the priority assigned to the corresponding IRQ N
- ◆ The VICVectAddr*N* of associated interrupt is copied in VICAddress register to be read by software (most of time this is the isr address)
- The IRQ (or FIQ) line connected to the core is asserted
- When software read **VICAddress** :
	- \triangleright the irq (fiq) line to the core is de-asserted
	- \triangleright Hardware priority in VIC is set to the highest priority irq pending (here N)
- During the time of the irq is serviced by software
	- \triangleright If an irq M with lower priority appears : nothing occurs
	- \triangleright If an irq M with higher priority appears : same stages as described before (activation of the irq line, copy of VICVectAddrM, ...)
- When interrupt is serviced, software must write a dummy value in **VICAddress**
	- \triangleright This signal the end of the treatment and the Hardware priority in VIC is lowered to the higher pending irq priority

Interrupt lines

Bit	31	30	29	28	27	26	25	24
Symbol	12S	12C2	UART3	UART ₂	TIMER3	TIMER ₂	GPDMA	SD/MMC
Bit	23	22	21	20	19	18	17	16
Symbol	CAN1&2	USB	Ethernet	BOD	IC1	AD ₀	EINT3	EINT ₂ / LCD ⁽¹⁾
Bit	15	14	13	12	11	10	9	8
Symbol	EINT ₁	EINTO	RTC	PLL	SSP ₁	SPI/SSP0	12 _{CO}	PWM0&1
Bit		6	5	4	3	2		0
Symbol	UART ₁	UART0	TIMER1	TIMER0	ARMCore1	ARMCore0		WDT

Table 117. Interrupt sources bit allocation table

Example of vectored irq usage

- For vectorized irq, each interrupt routine address (isrx) must be written in VICVectAddrx
- ◆ At irq vector address (0x18) instruction load pc with VIC address and so jump to the appropriate isr :

Vectors

LDR PC, Reset Addr LDR PC, Undef_Addr LDR PC, SWI_Addr LDR PC, PAbt_Addr LDR PC, DAbt_Addr NOP ; Reserved Vector **LDR PC, [PC, #-0x0120]** ; Vector from VicVectAddr LDR PC, FIQ_Addr

Exemple of configuration

◆ Configuring VIC for UART0

VICIntSelect $&z = \sim (1 \leq 6);$ /* IRQ contribution */ VICVectAddr6 = (unsigned long) uart isr ; /* isr address */ VICVectPriority6 = 10; $\frac{\partial^* f}{\partial x^2} = 10^*$ VICIntEnable $= 1 \ll 6$; /* enable uart0 IRQ */

Vectored interrupt flow

- 1. An interrupt occurs.
- ◆ 2. The ARM processor branches to either the IRQ or FIQ interrupt vector.
- ◆ 3. If the interrupt is an IRQ, read the VICVectAddr Register and branch to the interrupt service routine. You can do this using an LDR PC instruction. Reading the VICAddress Register updates the interrupt controllers hardware priority register.
- ◆ 4. Stack any registers that will be used to avoid any register corruption
- 5. Execute the service
- 6. Clear the requesting interrupt in the peripheral, or write to the VICSoftIntClear register if the request was generated by a software interrupt.
- ◆ 7. Restore the previously saved register
- 8. Write to the VICAddress Register. This clears the respective interrupt in the internal interrupt priority hardware.
- 9. Return from the interrupt. This re-enables the interrupts.

Vectored interrupt example code

 $0x18$ LDR pc, $[pc, #-0x120]$ $\qquad \qquad \textcircled{a}$ Load Vector into PC @ ... vector_handler @Code to enable interrupt nesting STMFD r13!, $\{r0-r3, r12, lr\}$ @ stack registers that will be corrupted by a function call @ Interrupt service routine... BL 2nd level handler ω this corrupts lr irq and r0-r3 and r12 ω ... @Add code to clear the interrupt source; @Code to exit handler LDMFD r13!, $\{r0-r3, r12, r14\}$ (*a*) unstack lr irq and r0-r3, r12 LDR r1, =VectorAddr STR r0, [r1] $\qquad \qquad$ @ Acknowledge VIRQ serviced with a dummy write SUBS pc, lr, #4 ω Return from ISR

Vectored interrupt flow with nested interrupts

- 1. An interrupt occurs.
- ◆ 2. The ARM processor branches to either the IRQ or FIQ interrupt vector.
- ◆ 3. If the interrupt is an IRQ, read the VICVectAddr Register and branch to the interrupt service routine. You can do this using an LDR PC instruction. Reading the VICAddress Register updates the interrupt controllers hardware priority register.
- ◆ 4. Stack the workspace so that you can re-enable IRQ interrupts.
- 5. Enable the IRQ interrupts so that a higher priority can be serviced.
- ◆ 6. Execute the Interrupt Service Routine (ISR).
- 7. Disable the interrupts and restore the workspace.
- ◆ 8. Clear the requesting interrupt in the peripheral, or write to the VICS of tIntClear register if the request was generated by a software interrupt.
- 9. Write to the VICAddress Register. This clears the respective interrupt in the internal interrupt priority hardware.
- 10. Return from the interrupt. This re-enables the interrupts.

Vectored interrupt example code

```
0x18 LDR pc, [pc, #-0x120] \qquad \qquad \textcircled{a} Load Vector into PC
@ .......................................................
vector_handler
           @ Code to enable interrupt nesting
           STMFD r13!, \{r12, r14\} @stack lr irq and r12 [plus other regs used below, if appropriate]
           MRS r12, spsr \omega Copy spsr into r12...
           STMFD r13!, \{\text{r12}\}\ \ \ \ \ \overline{\omega} and save to stack
           MSR cpsr_c, #0x1f @ Switch to SYS mode, re-enable IRQ
           STMFD r13!, \{r0-r3, r14\} @stack lr_sys and r0-r3
           @ Interrupt service routine...
           @Add code to clear the interrupt source; Code to exit handler
           BL 2nd level handler \omega this corrupts lr sys and r0-r3
           LDMFD r13!, \{r0-r3, r14\} (a) unstack lr sys and r0-r3
           MSR cpsr_c, \#0x92 @ Disable IRQ, and return to IRQ mode
           LDMFD r13!, \{r12\} (a) unstack r12...
           MSR spsr_cxsf, r12 \omega and restore spsr...
           LDMFD r13!, \{r12, r14\} (a) unstack registers
           LDR r1, =VectorAddr
           STR r0, [r1] @ Acknowledge VIRQ serviced
           SUBS pc, lr, #4 \omega Return from ISR
```
Interrupt using a library (to avoid asm)

- Some toolchains can provide entry/exit code of a interrupt routine
- ◆ Basic entry/exit code
	- \triangleright To use more complex code (to allow nested interrupt or to switch context, ...) you still have to write the entry/exit code in asm
- With gcc you can use the "attribute" keyword to modify the entry/exit code of a function.

 \triangleright For a interrupt use "interrupt" attribute :

void myISR(void) attribute ((interrupt));

Pour ARM : ___attribute ((interrupt ("IRQ")));

UART

- Universal Asynchronous Receiver/transmitter
	- Standard PC serial line
- Serial :data are transmitted bit after bit (lsb first)
- Asynchronous
	- No clock to synchronize symbol detection
	- \triangleright Transmitter and receiver must use the same baud rate
	- \triangleright Synchronization with start/stop bit
	- Automatic baud rate detection capable
- Full duplex via two different lines (RX and TX)

Asynchronous transmission detection

Figure 45. Asynchronous Mode: Character Reception

Example: 8-bit, parity enabled 1 stop

Diagram of a serial interface

LPC2478 UART0/1/2/3 register overview

- ◆ 16 bytes FIFO for receiver and transmitter
	- Write and read from a unique register : Read Buffer Register (UnRBR) and Transmit Holding Register (UnTHR)
	- \triangleright Trigger point 1, 4, 8, 14 for receiver
- ◆ Line Status Register (UnLSR) for status information
	- Data received or transmitted, error on received data, ...
- ◆ Control
	- UARTn Line Control Register (UnLCR) : Number of bits, stop bit, parity enable , parity type, divisor latch access(DLAB)
	- FIFO Control Register (UnFCR) to reset emitter or transmitter and to chose receiver's fifo trigger

LPC2478 UART0/1/2/3 register overview

- ◆ Baud rate
	- Divisor latch (UnDLL and UnDLM)
	- Fractional Divider Register (UnFDR) for baud rate
- \blacklozenge Interrupt
	- \triangleright Interrupt Enable Register (UnIER) to allow interrupt source request to the system (data received, transmitter's fifo empty, received data error or time-out)
	- \triangleright Interrupt Identification Register (UnIIR) to identify the interrupt source

UART registers

UART registers

Table 377. UART Register Map

Baud rate

- To allow a working serial line the baud rate must be set to match both emitter/transmitter device
- \bullet The baud rate is selected with 2 registers
	- UnDLM an UnDLL which are respectively at UnTHR and UnRBR address location when DLAB in UnLCR is set
	- Fractional Divider Register (UnFDR)

 $UARTn_{baudrate}$ =

 $PCLK$

 $16 \times (256 \times UnDLM + UnDLL) \times$

Example of configuration

- ◆ For a 8,1, N configuration and 115 200 baud
- ◆ Baud rate :

 P Pclk = 72/4 = 18MHz => DL = 18e6/16/115200 = 9,76

 \triangleright DL is calculated to have FR near 1,5

 $\text{DL} = 9,76/1,5 = 6 \text{ and } \text{FR} = 1.628$

 \triangleright FR is chosen from tab p393 => DIVADDVAL = 5; MULVAL $= 8$ and real FR $= 1.625$

 \triangleright Baud rate = 115 384 (diff = 0,1%)

UART Status register UnLSR

Table 387. UARTn Line Status Register (U0LSR - address 0xE000 C014,

U2LSR - 0xE007 8014, U3LSR - 0xE007 C014, Read Only) bit description

Using UART

 \blacktriangleright

- Configure the baud rate
- Configure bit number, parity, stop bit, ...
- Optionally reset emitter and transmitter and enable fifo
- **Transmitting data**
	- Write in UnTHR (up to 16 byte)
	- Wait for THE (transmitter's fifo empty) flag to set or for Transmitter empty (TEMT) flag signaling serializer empty (last byte completely transfered)
	- Write other data in UnTHR

> THE can be source of IRQ

Using UART

- ◆ Receiving data
	- RDR in UnLSR is set when an unread data is present in the RBR FIFO
	- Software waiting for data must poll RDR bit (wait for RDR to be set)
	- Software must read data from UnRBR until RDR is cleared
- Using interrupt
	- UnIER allow interrupt request on THRE, RBR, RX line status (Overrun error (OE), Parity Error (PE), break (BI)) and time out on reception
	- UnIIR allow software to identify interrupt source
Simple receiving/transmitting (polling)

```
void init_serial (void) { 
PCONP |=(1 \le 3); /* Enable UART0 power */
PCLKSEL0 &= 0xFFFFFF3F: /*Pclock uart0 = Cclock/4 */
PINSEL0 &= &= &0x000000F0;
PINSEL0 = 0x00000050; \frac{\pi}{100} and RxD0 \frac{\pi}{100}U0FDR = 0x85; /* Fractional divider */
U0LCR = 0x83; \frac{\text{# 8 bits}}{\text{bits}}, no Parity, 1 Stop bit, DLAB = 1 \frac{\text{# 7}}{\text{bits}}U0DLL = 6; / /* 115200 Baud Rate @ 18 MHZ PCLK */
 U0DLM = 0; \sqrt{\frac{1}{\text{High divisor}}}\ latch = 0 \sqrt{\frac{1}{\text{High}}}U0LCR = 0x03; /* 8 \text{ bits, no Parity, 1 Stop bit, DLAB = 0 */}
int sendchar (int ch) { \frac{1}{2} /* Write character to Serial Port */
 while (!(U2LSR \& 0x20)); \frac{1}{2} Wait for transmitt buffer empty \frac{1}{2}return (U2THR = ch);
}
int getkey (void) { \frac{1}{2} /* Read character from Serial Port */
 while (!(U2LSR \& 0x01)); \frac{\ast}{\phantom{1}} Wait for receive buffer not empty \frac{\ast}{\phantom{1}} return (U2RBR);
}
```
Real time clock

- The RTC is a set of counters for measuring time when system power is on, and optionally when it is off
- ◆ RTC can be clocked by a separate 32.768 kHz oscillator or by a programmable prescaler divider based on PCLK
- RTC and battery SRAM have a separate power domain supplying 3.3V to the Vbat pin
- Provides Seconds, Minutes, Hours, Day of Month, Month, Year, Day of Week, and Day of Year.

RTC Interrupt

- An alarm output pin is included to assist in waking up when the chip has had power removed to all functions except the RTC and Battery RAM.
- ◆ Periodic interrupts can be generated from increments of any field of the time registers, and selected fractional second values.
	- If This enhancement enables the RTC to be used as a System Timer.
- The alarm registers allow the user to specify a date and time for an interrupt to be generated

UNIVERSITÉ DE TECHNOLOGIE DE BELFORT-MONTBÉLIARD

RTC Interrupt

Watchdog

- Provide a method of recovering control of a crashed program
- Timer that can produce
	- \triangleright Interrupt
	- **≻** Reset
- Watchdog timer must be "feeded" (reloaded) within a predetermined amount of time
	- From few μsec to few minutes

Other Interface

- ◆ PWM : Pulse Width Modulation
- I2S-bus : inter integrated circuit sound interface
- ◆ SSP : Synchronous Serial Peripheral
- ADC and DAC : Analog/digital conversion
- ◆ SD-MMC Card Interface
- CAN : Controller Area Network
- Ethernet
- USB host and device
- ◆ LCD controller

UNIVERSITÉ DE TECHNOLOGIE DE BELFORT-MONTBÉLIARD

