

# CPE/EE 421 Microcomputers

Instructor: Dr Aleksandar Milenkovic  
Lecture Note  
S17

CPE/EE 421/521 Microcomputers 1

## Course Administration

- Instructor: Aleksandar Milenkovic  
[milenka@ece.uah.edu](mailto:milenka@ece.uah.edu)  
[www.ece.uah.edu/~milenka](http://www.ece.uah.edu/~milenka)  
EB 217-L  
Mon. 5:30 PM – 6:30 PM,  
Wen. 12:30 – 13:30 PM
- URL: <http://www.ece.uah.edu/~milenka/cpe421-05F>
- TA: Joel Wilder
- Labs: **Lab #4 is on. Hw #2 is posted.**
- Test I: Graded. Solutions are in scr/.
- Text: Microprocessor Systems Design:  
68000 Hardware, Software, and Interfacing
- Review: M68K (Chapter 1; Chapter 2; Chapter 3),  
MSP430 (Introduction, Arch., Basic Clock System,  
WDT, Low Power Modes, Digital I/O)
- Today: MSP430-Digital I/O, Timers, USART 2

Review: Digital I/O all MSP430

Port1	Port2	Port3	Port6
yes	yes	no	yes
yes	yes	no	yes
yes	yes	no	yes
yes	yes	no	yes
yes	yes	yes	yes
yes	yes	yes	yes
yes	yes	yes	yes

Chapter 9, User's Manual  
pages 9-1 to 9-7

CPE/EE 421/521 Microcomputers 3

## Digital I/O Introduction

- MSP430 family – up to 6 digital I/O ports implemented, P1-P6
- MSP430F14x – all 6 ports implemented

Ports P1 and P2 have interrupt capability.

*Each interrupt for the P1 and P2 I/O lines can be individually enabled and configured to provide an interrupt on a rising edge or falling edge of an input signal.*

The digital I/O features include:

- Independently programmable individual I/Os
- Any combination of input or output
- Individually configurable P1 and P2 interrupts
- Independent input and output data registers

The digital I/O is configured with user software

CPE/EE 421/521 Microcomputers 4

## Digital I/O Registers Operation

### Input Register PnIN

Each bit in each PnIN register reflects the value of the input signal at the corresponding I/O pin when the pin is configured as I/O function.

Do not write to PxIN. It will result in increased current consumption

Bit = 0: The input is low  
Bit = 1: The input is high

### Output Registers PnOUT

Each bit in each PnOUT register is the value to be output on the corresponding I/O pin when the pin is configured as I/O function and output direction.

Bit = 0: The output is low  
Bit = 1: The output is high

CPE/EE 421/521 Microcomputers 5

## Digital I/O Operation

### Direction Registers PnDIR

Bit = 0: The port pin is switched to input direction  
Bit = 1: The port pin is switched to output direction

### Function Select Registers PnSEL

Port pins are often multiplexed with other peripheral module functions.

Bit = 0: I/O Function is selected for the pin  
Bit = 1: Peripheral module function is selected for the pin

CPE/EE 421/521 Microcomputers 6

## Digital I/O Operation

### Interrupt Flag Registers P1IFG, P2IFG

(only for P1 and P2)

Bit = 0: No interrupt is pending

Bit = 1: An interrupt is pending

(Only transitions, not static levels, cause interrupts)

### Interrupt Edge Select Registers P1IES, P2IES

(only for P1 and P2)

Each PnIES bit selects the interrupt edge for the corresponding I/O pin.

Bit = 0: The PnIFGx flag is set with a low-to-high transition

Bit = 1: The PnIFGx flag is set with a high-to-low transition

CPE/EE 421/521 Microcomputers

7

## Timer\_A MSP430x1xx

### Purpose

- The Timer A and B systems on the MSP are a versatile means to measure time intervals. The timers can measure the timing on incoming signals or control the timing on outgoing signals. This function is necessary to meet arbitrary timing requirements from outside components, and the ability is useful in phase locking scenarios


### Features

- 16-bit counter with 4 operating modes
- Selectable and configurable clock sources (internal - ACLK, SMCLK; external - INCLK, TBCLK)
- Three (or five) independently configurable capture/compare registers with configurable inputs
- Three (or five) individually configurable output modules with 8 output modes
- Multiple, simultaneous, timings; multiple capture/compares; multiple output waveforms such as PWM signals; and any combination of these.
- Interrupt capabilities
  - each capture/compare block individually configurable

CPE/EE 421/521 Microcomputers


8

## Timer\_A3



9

## Timer\_A5 - MSP430x1xx Block Diagram



Page 11-3, User's Manual

CPE/EE 421/521 Microcomputers

10

## Capture and Compare Registers

### What is a capture?

- A record of the timer count when a specific event occurs. The capture modules of the timers are tied to external pins of the MSP. When the control registers of timer A and the specific capture compare module have been properly configured, then the capture will record the count in the timer when the pin in question makes a specific transition (either from low to high or any transition). This capturing event can be used to trigger an interrupt so that the data can be processed before the next event. In combination with the rollover interrupt on Capture module 0, you can measure intervals longer than 1 cycle.

### Compare

- The inverse of a capture. While capture mode is used to measure the time of an incoming pulse width modulation signal (a signal whose information is encoded by the time variation between signal edges), compare mode is used to generate a pulse width modulation (PWM) signal. When the timer reaches the value in a compare register, the module will give an interrupt and change the state of an output according to the other mode bits. By updating the compare register numbers, you change the timing of the signal level transitions.

CPE/EE 421/521 Microcomputers

11

## Timer\_A Counting Modes


### Stop/Halt Mode

Timer is halted with the next +CLK




### UP/DOWN Mode

Timer counts between 0 and CCR0 and 0




### UP Mode

Timer counts between 0 and CCR0



### Continuous Mode

Timer continuously counts up



CPE/EE 421/521 Microcomputers

12





### Receiver Clock Timing

> For  $N=9$  bits (7 data + parity + stop) maximum tolerable error is 5% (assume that the receiver clock is slow --  $[T + \delta t]$  instead of  $T$ )

$T/2 > (2N+1)\delta t/2$   
 $\delta t/2 < 1/(2N+1)$   
 $\delta t/T < 100/(2N+1)$  as a percentage

CPE/EE 421/521 Microcomputers 25

### RS-232 Interface Standard

- > Bi-polar:
  - ❖ +3 to +12V (ON, 0-state, or SPACE condition)
  - ❖ -3 to -12V (OFF, 1-state, or MARK condition)
- > Modern computers accept 0V as MARK
- > "Dead area" between -3V and 3V is designed to absorb line noise
- > Originally developed as a standard for communication between computer equipment and modems
- > From the point of view of this standard:
  - ❖ MODEM: *data communications equipment (DCE)*
  - ❖ Computer equipment: *data terminal equipment (DTE)*
- > Therefore, RS-232C was intended for DTE-DCE links (not for DTE-DTE links, as it is frequently used now)

CPE/EE 421/521 Microcomputers 26

### RS-232 Interface Standard

- > Each manufacturer may choose to implement only a subset of functions defined by this standard
- > Two widely used connectors: DB-9 and DB-25
- > Three types of link
  - ❖ Simplex
  - ❖ Half-duplex
  - ❖ Full-duplex
- > Basic control signals
  - ❖ RTS (Request to send): DTE indicates to the DCE that it wants to send data
  - ❖ CTS (Clear to send): DCE indicates that it is ready to receive data
  - ❖ DSR (Data set ready): indication from the DCE (i.e., the modem) that it is on
  - ❖ DTR (Data terminal ready): indication from the DTE that it is on

CPE/EE 421/521 Microcomputers 27

### RS-232 Interface Standard, another example

❖ DTR (Data terminal ready): indication from the DTE that it is on

CPE/EE 421/521 Microcomputers 28

### RS-232 Interface Standard

> DB-25 connector is described in the book; let's take a look at DB-9

Pin	Signal	Pin	Signal
1	Data Carrier Detect	6	Data Set Ready
2	Received Data	7	Request to Send
3	Transmitted Data	8	Clear to Send
4	Data Terminal Ready	9	Ring Indicator
5	Signal Ground		






CPE/EE 421/521 Microcomputers 29

### RS-232 Interface Standard

Example: 9 to 25 pin cable layout for asynchronous data

Description	Signal	9-pin DTE	25-pin DCE	Source DTE or DEC
Carrier Detect	CD	1	8	from Modem
Receive Data	RD	2	3	from Modem
Transmit Data	TD	3	2	from Terminal/Computer
Data Terminal Ready	DTR	4	20	from Terminal/Computer
Signal Ground	SG	5	7	from Modem
Data Set Ready	DSR	6	6	from Modem
Request to Send	RTS	7	4	from Terminal/Computer
Clear to Send	CTS	8	5	from Modem
Ring Indicator	RI	9	22	from Modem

CPE/EE 421/521 Microcomputers 30



### USART Peripheral Interface

➤ Universal Synchronous/Asynchronous Receive/Transmit (USART) peripheral interface supports two modes

- ❖ Asynchronous UART mode (User manual, Ch. 13)
- ❖ Synchronous Peripheral Interface, SPI mode (User manual, Ch. 14)

➤ UART mode:

- ❖ Transmit/receive characters at a bit rate asynchronous to another device
- ❖ Connects to an external system via two external pins URXD and UTXD (P3.4, P3.5)
- ❖ Timing is based on selected baud rate (both transmit and receive use the same baud rate)

CPE/EE 421/521 Microcomputers 36


## UART Features

- 7- or 8-bit data width; odd, even, or non-parity
- Independent transmit and receive shift reg.
- Separate transmit and receive buffer registers
- LSB-first data transmit and receive
- Built-in idle-line and address-bit communication protocols for multiprocessor systems
- Receiver start-edge detection for auto-wake up from LPMx modes
- Programmable baud rate with modulation for fractional baud rate support
- Status flags for error detection
- Independent interrupt capability for transmit and receive

CPE/EE 421/521 Microcomputers

37

## USART Block Diagram: UART mode




38

## Initialization Sequence & Character Format

- Initialization Sequence
  - ❖ Set *SWRST* bit
  - ❖ Initialize all USART registers with *SWRST* = 1
  - ❖ Enable USART module via the MEx SFRs (*URXEx* and/or *UTXEx*)
  - ❖ Clear *SWRST* via software (releases the USART for operation)
  - ❖ Optional: enable interrupts via *IEEx* SFRs

### ➤ Character format



39