Microcontrollers and DSPs

Contents Contents

- **Definition of microcontroller (mC) Definition**
- **Definition of Digital Signal Processor (DSP) Definition**
- **mCs and DSPs performance mCs and DSPs performance**
- **Advanced DSP architectures Advanced**
- **Examples Examples**

Simone Buso - Microcontrollers and DSPs 1

Microcontrollers and DSPs

Some references

- **Some references**
1. D. A. Patterson, J. L. Hennessy, "Computer **Organization and Design", Morgan Kaufmann, cap. Organization and Design", Morgan Kaufmann, cap. 5 pagg. 338-416. 5 pagg. 338-416.**
- **2. A. Clements, "The principles of computer 2. A. Clements, "The principles of computer hardware", Oxford, 2000, cap. 5, pagg. 231-244.**
- **3. P. Lapsley, J. Bier, A. Shoham, E.A. Lee, "DSP Processor Fundamentals - Architectures and** hardware", Oxford, 2000, cap. 5, pagg. 231-24
P. Lapsley, J. Bier, A. Shoham, E.A. Lee, "DSP
Processor Fundamentals - Architectures and
Features", IEEE Press, New York, 1997, cap. 1.
- **4. K. Hintz, D. Tabak, "Microcontrollers - Architecture, Implementation and Programming", 4. K. Hintz, D. Tabak, "Microcontrollers -Architecture, Implementation and Programming", Mc Graw - Hill, 1992, par. 1.1.4, pp. 16-26. Mc Graw**

Simone Buso - Microcontrollers and DSPs 2

Microcontrollers (mCs)

A microcontroller is a processor specifically A a processor specifically designed and optimized to perform control, timing, supervising tasks on various target devices. It is characterized by the availability of relatively large amounts of availability of relatively large amounts "on chip" memory (ROM, EEPROM, Flash "on chip" memory ...) and of several peripheral units, for ...) and of several peripheral units, for different functions (I/O, A/D conversion, timer, counters, PWM, …). It is normally different functions (I/O, A/D conversion, timer, counters, PWM, characterized by reduced complexity and characterized by reduced complexity and low cost. cost. designed optimized to perform control, timing, supervising tasks on various target devices. It is characterized by the

Simone Buso - Microcontrollers and DSPs 3

Microcontrollers (mCs)

Peripheral units in mCs: Peripheral units mCs:

- **A/D converters (number of bit, conversion speed, linearity vary a lot among different** •**A/D converters (number of bit, conversion speed, linearity vary a lot among different devices) devices)**
- **Timer and counters** •**Timer and counters**
- **PWM modulators PWM modulators**
- **External memories (ROM, EEPROM,** •**External FLASH)FLASH)**
- **Communication ports (serial, I2C, field bus Communication ports (serial, I2C, field bus e.g. CAN) e.g. CAN)**

Simone Buso - Microcontrollers and DSPs 4

Microcontrollers (mCs)

The use of mCs is very common for the
implementation of: **implementation of:**

- **portable measurement instruments;** •
- **PC peripherals;**
- **fax/photocopiers; fax/photocopiers;home appliances;**
- **home appliances;**
- **cell phones; phones;**
- **industrial applications, in particular in the** •**industrial applications, in particular automotive and electrical drives fields. automotive and electrical drives fields.**

Digital Signal Processors (DSPs)

DSPs are microprocessors specifically DSPs microprocessors specifically designed and optimized to efficiently designed and optimized to efficiently perform real time signal processing tasks. They are characterized by high computational power and relatively low cost (if compared to general purpose processors). Particular care is taken in minimizing the power consumption (e.g. in embedded portable applications). perform <mark>real time signal processing task</mark>s.
They are characterized by hi<mark>gh</mark>
computational power and relatively low cost
(if compared to general purpose processors). Particular care is taken in
minimizing the <mark>power consumption</mark> (e.g.
embedded portable applications).

Digital Signal Processors (DSPs)

Several different DSP families are available Several different DSP families are available on the market. They all exhibit some common on the market. They all features:

- **availability of a built-in multiplier circuit availability of a built-in multiplier circuit (MAC instruction); (MAC instruction);**
- **capability to operate multiple memory** •**capability to memoryaccesses in a single clock cycle; accesses in a single clock cycle;**
- **specific addressing modes for circular** •**specific addressing modes for registers and stacks; registers**
- **sophisticated program flow control sophisticated program flow control instructions; instructions;**
- **availability of DMA circuitry (top level).** •**availability of DMA circuitry (top level).**

Simone Buso - Microcontrollers and DSPs 7

Digital Signal Processors (DSPs)

The major application areas for DSPs are The major application areas for DSPs are related to: related

- **coding/decoding of speech, hi-fi audio coding/decoding of speech, hi-fi audio segnals, video signal processing; segnals, video signal processing;**
- **compression/decompression of data; compression/decompression of data;**
- **encryption/decryption of data;** • **mixing of audio and video signals;** • **audio and video**
-
- **sound synthesis. sound synthesis.**

Simone Buso - Microcontrollers and DSPs

DSPs vs mCs

Traditionally, mCs were used in the Traditionally, mCs were used in the implementation of control functions, thanks control to the wide range of peripheral units available on-chip. The computational power wide range units available on-chip. The computational power was limited (CPUs had 8 bits or less, no hardware multiplier). was <mark>limited</mark> (CPUs had 8 bits or less, no
hardware multiplier).
DSPs were used, instead, almost only for

signal-processing applications, where the key the parameter is computational power.

Currently, the differences in the application fields of mCs and DSPs are a lot fuzzier. parameter is computational power.
Currently, the differences in the application
fields of mCs and DSPs are a lot <mark>fuzzier</mark>.

Simone Buso - Microcontrollers and DSPs 9

More recent DSPs include peripheral units traditionally typical of mCs. On the other hand, mCs present, at least in top level models, hardware organizations and computational powers closer and closer to those typical of DSPs. Costs and computational powers <mark>closer and closer</mark> to
those typical of DSPs. *C*osts and
performance may be very close and, for **particular applications, the choice of the particular choice of device may be quite difficult.** traditionally typical of mCs. On the othe
hand, mCs present, at least in top level
models, hardware organizations and **device may be all the set of the peripred of DSPs. Costs a performance may be very close particular applications, the chod**

We definitely need criteria to compare different devices.

Simone Buso - Microcontrollers and DSPs 10

DSPs vs mCs

The fundamental parameters for the comparison are, of course, cost and comparison are, of course, cost and performance.

To minimize the cost parameter, for given performance.To minimize the cost parameter, for given specifications, it is normally required to take specifications, it is normally required to take
into account <mark>not only</mark> the <mark>device cost</mark>, but **also the estimated development time, the so also the estimated development time, the so called time to market. called time to market.**

DSPs vs mCs

The application specifications determine the performance level required for the selected performance level required the selected microprocessor in terms of: microprocessor in terms of:

- **required peripheral units and their basic parameters (e.g. A/D converter with 8,** •**units basic parameters (e.g. A/D converter with 8, 10 or 12 bits);**
- **operating conditions (e.g. maximum or 12 operating conditions (e.g. allowable power consumption, temperature range); range);**
- **required computational power (real time** •**required computational power (real time signal processing …). control, signal processing …).**

Simone Buso - Microcontrollers and DSPs 13 13 13

Performance measurement

The perfomance level of any processor can The perfomance level of any processor can be measured only in terms of time required to excute a given program.

In the case of mCs or DSPs this is the be measured only in terms of ti<mark>me required</mark>
to excute a given program.
In the case of mCs or DSPs this is the
same time the processor effectively spends on the program instructions (computation
time), unless an o<mark>perating system</mark> **time), unless an operating system coordinating several tasks in time sharing is coordinating several tasks in time sharing is running on the device.**

Simone Buso - Microcontrollers and DSPs 14

Estimation of computation time

The computation time of a program is a key The computation time of a program is a key
parameter in <mark>real time</mark> applications (both in **control and signal processing). This can be estimated based on three parameters: control and signal processing). This can be three parameters:**

- **processor clock period; processor clock period;**
- **number of clock cycles required by the number of clock cycles required by the instructions in the program;**
- instructions in the program;
• number of instructions required by the **program. program.**

Simone Buso - Microcontrollers and DSPs 15

Estimation of computation time

The clock period and the number of clock The clock period and the number of clock cycles required by the various program cycles required by various program instructions can be read on the processor instructions read on datasheet/user manual. datasheet/user manual.

The number of instructions required by a **given algorithm is a function of the processor architecture.** given algorithm is a function of the
processor <mark>architecture</mark>.
By architecture we mean the set of

Simone Buso - Microcontrollers and DSPs 16 **resources that are available to the programmer for the implementation of the algorithm (instruction set). resources that available to the programmer for the algorithm (instruction set).**

Estimation of computation time

Any given architecture can be implemented be implemented in different ways at the hardware level.

We must therefore distinguish processor in different ways at the hardware level.
We must therefore distinguish processor
<mark>organization</mark> and architecture: the former is **the particular hardware implementation of particular hardware implementation of the latter.**

The architecture has a direct effect on the The architecture has a direct effect on the number of instructions required by a given program. The organization determines the number of instructions required by a given The organization clock period and the number of clock cycles clock period and the number of clock cyclesrequired by any instruction. required by any instruction.

Simone Buso - Microcontrollers and DSPs 17

Estimation of computation time

The computation time of a program can be estimated estimated by using th using the following formula: e formula:

$$
T_{\text{cal}} = T_{\text{clk}} \cdot \sum_{i=1}^{N_{\text{cl}}} N_i \cdot NC_i \tag{1}
$$

where Tclk is the processor clock period, Nⁱ where Tclk is the processor clock period, Nⁱ is the number of class i instructions in the program, NCⁱ is the average number of clock is class ithe program, iis the average number of clock cycles required by class i instructions, Ncl is cycles required by class i instructions Nthe number of considered instruction classes. $I_{\text{Call}} = I_{\text{clk}} \cdot \sum N_i \cdot \text{NC}_i$ (1)
 $i=1$

where T_{clk} is the processor clock period, N_i

is the number of class *i* instructions in the

program, N_i is the average number of clock

cycles required by class *i in*

Relation (1) assumes that the program is not interrupted by other processes and neglects Relation (1) assumes that the program is not interrupted by other processes and neglects the delays due to memory accesses. delays due to memory Estimation of computation time
lation (1) assumes that the program is n
errupted by other processes and neglec[.]
algors due to memory accesses.
increase the speed of a processor, we
refore need to:
reduce the number o

To increase the speed of a processor, we therefore need to: therefore need to:

- **reduce the clock cycle (Tclk); reduce the clock cycle (Tclk);**
- **reduce the number of cycles required by reduce the number of cycles required by commonly used the more commonly used instructions (NC);**
- **reduce the number of instructions required reduce the number of instructions by a given algorithm.**

Simone Buso - Microcontrollers and DSPs 19

Speed limits! Speed limits!

Reducing the clock cycle duration always implies the increase of power consumption Reducing the clock cycle duration always implies the increase of power consumption for the processor. for

This can be limited by reducing also the This can be by reducing supply voltage. supply voltage.

Which tells us why there is a strong need for lower and lower power supply voltages (<1V) in computer applications. Which tells us why there is a strong need
for lower and lower power supply voltages
(<1V) in computer applications.

The limitations are basically technological The limitations are basically technological (we need new processes/materials). (we new processes/materials).

Simone Buso - Microcontrollers and DSPs 20

Speed limits! Speed

The number of instructions required by a instructions required given algorithm is a function of the processor is a function architecture, i.e. of its instruction set, as **seen by the programmer/compiler. seen by the programmer/compiler.**

The reduction of this parameter leads to complex instruction set computers (CISC), complex instruction computers (CISC), instead of reduced (and simple) instruction instead of reduced (and simple) instruction set computers (RISC). This again affects the set computers processor organization and its cost. That´s why RISC processors are a lot more used than CISC processors. processor o<mark>rganization and its cost</mark>. That´s
why RISC processors are a lot more used
than *C*ISC processors.

Simone Buso - Microcontrollers and DSPs 21

Speed limits! Speed limits!

The reduction of the number of clock cycles **required by an instruction calls for a more sophisticated hardware organization of the processor, e.g. wired control instead of micro-programmed control, higher degree of parallelism (achievable in several different ways: VLIW, SIMD, etc.) or the use of pipelines. required an instruction calls for a more sophisticated hardware organization the processor, e.g. wired control instead of micro-programmed control, higher degree of parallelism (achievable in several different ways: VLIW, SIMD, etc.) or the use of**

This trend leads to complex processors, with high cost. The limitation in this case is basically "economical". pipelines.
This trend leads to complex processors,
high cost. The limitation in this case is
basically "economical".

Simone Buso - Microcontrollers and DSPs 22

Simone Buso - Microcontrollers and DSPs 23 **Processor control control The execution of any instruction is normally The execution of any instruction is normally divided into several different phases. For divided into several different phases. instance, the instruction Add R1, num;** instance, the instruction
Add R1, num;
That is [R1] = [R1] + M[num]. **could require the following actions: require the following Fetch Decode Operand read Execute Result write Each of these phases requires a certain amount of time, depending on the speed of response of the processor functional units. amount of time, depending on the speed of response of the processor functional units.**

Processor control

In a single cycle organization, the processor In a single cycle organization, clock period will have to be long enough to clock period long enough allow the execution of all phases, so it will allow the execution of all phases, so it will be equal to, at least, the sum of the be equal to, at least, the sum of the response times of all the functional units. response times

In a multicycle organization, each phase is In a multicycle organization, each phase is executed in, at least, a clock period. The executed least, a clock period. The instruction in the example will then require, instruction in the at least, 5 clock periods. The execution time at least, 5 clock periods. The execution time of some instructions can, in some cases, be longer in a multi cycle organization with respect to a single cycle one. of some instructions can, in some cases, be
longer in a multi cycle organization with
respect to a single cycle one.

Simone Buso - Microcontrollers and DSPs 25 **Single vs multi cycle organization Unless we are considering very simple processors with extremely small instruction Unless we are considering very simple processors with extremely small instruction sets, as some RISC processors, the single cycle organization tends to be inefficient. The most complex instruction, i.e. that requiring the longest time, determines the minimum possible clock period. This strongly penalizes the execution of faster instructions, that only require a fraction of that period. For the remaining time, the processor is not doing anything. anything.**sets, as some RISC processors, the single
cycle organization tends to be inefficient.
The most complex instruction, i.e. that
requiring the longest time, determines the
minimum possible clock period. **penalizes the faster instructions, that only require a fraction of that period. For the remaining time, the** Simone Buso - Microcontrollers and DSPs 26 **Comparison single cycle/multicycle Let's consider a processor with the following Let's processor with the following response times: response times: memory: 2 ns memory: 2 ALU: 2 ns registers: 1 ns Let's also consider a typical program made up of instructions like the following: memory reads (load): 24% reads (load): memory writes (store): 12% memory writes (store): 12% ALU operations on registers: 44% registers: jumps (or branches): 20% (or branches): 20%** □ registers: 1 ns
Let's also consider a t<mark>ypical</mark> program made
up of instructions like the following:

Comparison single cycle/multicycle

Any single cycle implementation of a processor Any single cycle implementation of a processor control unit must be designed to allow the execution of the slowest instruction. control unit must be designed to allow the
execution of the slowest instruction.
Usually, this is the <mark>memory read</mark> (like "load

R1, num") which requires:

- **a. fetch phase: 2 ns; a. fetch phase: 2 ns;**
- **b. possible ALU operation (offset): 2 ns;**
- **c. register write (memory address): 1 ns;** b. possible ALU operation (offset): 2 ns;
c. register write (memory address): 1 ns;
d. data memory access: 2 ns;
- **d. data memory access: 2 ns;**
- **e. register write: 1 ns.**

Simone Buso - Microcontrollers and DSPs 27

A multicycle implementation of the control A multicycle the control unit is, instead, limited only by the response unit is, instead, limited only by the response time of the slowest CPU functional unit, that is the memory access unit (in our example). time of the <mark>slowest</mark> CPU functional unit, that
is the memory access unit (in our example).
Supposing that we can <mark>subdivide</mark> the clock **duration (4 instead instruction)**
duration of the control unit is, instead, limited only by the response
time of the slowest CPU functional unit, that
is the memory access unit (in our example).
Supposing that we can su

Supposing that we can subdivide the clock period into 4 segments (depending on the processor organization), any of these will period the processor organization), any of these will have to be 2 ns long.

In the two implementations, the load have to be 2 <mark>ns long</mark>.
In the two implementations, the *load*
instruction is going to have the same **duration (8 ns). Simpler instructions (e.g. jumps) will be faster in the multicycle case.**

Simone Buso - Microcontrollers and DSPs 28

Supposing that the processor instructions Supposing that the processor instructions have the following durations (in terms of clock period segments and in absolute value): the following durations (in terms of period segments and absolute value): Comparison single cycle/multicycle
upposing that the processor instructions
we the following durations (in terms of
ock period segments, and in absolute value):
bad: 4 segments, 8 ns;
tore: 4 segments, 8 ns;
tore: 4 segm

load: 4 segments, 8 ns; load: 4 segments, 8 ns;
store: 4 segments, 8 ns;

ALU operations: 3 segments, 6 ns; operations: 3

jumps: 2 segments, 4 ns;

The typical program will have an average The typical program will have an average number NC equal to: number NC equal to:

4·(0.24 + 0.12) + 3·0.44 + 2·0.2 = 3.16 + 0.12) + 2·0.2 3.16

so well below 4.

Simone Buso - Microcontrollers and DSPs 29

Pipeline

Both in single and in multi cycle organizations, Both in single and in multi cycle organizations, during the execution of any instruction the during the any instruction the different processor units operate only for a different processor units operate fraction of the total execution time, which is fraction of the total execution time, which is highly inefficient. highly inefficient.

The pipeline organization tends to remove this The pipeline organization tends to remove this inefficiency. The different functional units inefficiency. The different are operated simultaneously, but on parts of different instructions, as in any industrial are simultaneously, parts of different instructions, industrial pipeline. pipeline.

The only problem with this organization is in The only problem with this organization is in
the resolution of data/structural conflicts.

jumps (or branches): 20% 20%

Simone Buso - Microcontrollers and DSPs 31

Supposing our pipeline organization allows to:

- **execute without interlocking a half of the load operations, with 1 clock cycle penalty the other half.** Supposing our pipeline organization allows to:
• execute without **interlocking** a half of the load operations, with 1 clock cycle penalty
the other half.
- **execute, without stalling, a half of jumps** •**without stalling, a half of jumpsand, for the other half to get a 2 clock and, for the other half to get a 2 clock cycle penalty.**

It follows from this, that number of clock cycles required by load instructions is on average equal to 1.5, while it is equal to $0.5 \cdot 1 + 0.5 \cdot (1 + 2) = 2$ for jump instructions. **It is follow from this, that number of clock is one of the doad operations, with 1 clock cycle penalt** the other half.

• execute, without stalling, a half of jumps and, for the other half to get a 2 clock cycle penalty.

Simone Buso - Microcontrollers and DSPs 32

Simone Buso - Microcontrollers and DSPs 33

The factors limiting the acceleration any limiting pipeline can guarantee are: pipeline can guarantee

- **data conflicts: the higher the number of stages the higher the penality any stall condition determines; data conflicts: the higher the number of stages the higher the penality stall condition determines;**
- **decrease in the execution speed of jumps: the higher the number of stages the bigger in the execution the higher the number of stages the bigger the delay; the delay;**
- **increase in the CPU control complexity that requires clock frequency reduction: this is** • **the CPU control complexity requires clock frequency reduction: this is due to auxiliary and control circuitry for the pipeline (registers, logic, …). Comparison pipeline/multicycle**
factors limiting the acceleration any
ine can guarantee are:
ata conflicts: the higher the number of
tages the higher the penality any stall
pondition determines:
ecrease in the execution s

Superscalar architectures

In <mark>last generation</mark> DSPs, we are now seeing
even more complex organizations, typically
taken from the world of general purpose **even more complex organizations, typically taken from the world of general purpose processors (GPPs).**

processors (GPPs).
Among these, it is quite common to find the **so called superscalar architectures.**

These are based on the replication of functional units within the CPU, so as to These are based on the replication of functional units within the CPU, so as to allow the execution of several instructions in allow the execution several parallel.

It is typical to find a replication factor is to find a factor between 2 and 4.

The control strategy for this type of The strategy for processors usually shows very high processors very complexity: complexity:

- **branch condition prediction;** •**branch**
- **advanced memory organization (dynamic** •**advanced organization (dynamic RAM, etc.);RAM, multi level cache, etc.);**
- **dynamic pipeline.**

The instruction set is usually RISC type, but SIMD architectures are also possible to further increase the level of parallelism. • dynamic pipeline.
The instruction set is usually RISC type, but
<mark>SIMD</mark> architectures are also possible to **follogy Superscalar architectures**
The control strategy for this type of
processors usually shows very high
complexity:
• branch condition prediction;
• advanced memory organization (dynai
RAM, multi level cache, etc.);
•

Simone Buso - Microcontrollers and DSPs 37

A dynamic pipeline is capable of organizing the execution of instructions in an out of order manner: this way it is possible to reduce the penalties due to stall conditions reduce the penalties due to a minimum. to a minimum.
The typical structure of a dynamic pi<mark>peline</mark> is A d<mark>ynamic pipeline</mark> is capable of organizing
the execution of instructions in an <mark>out of</mark>
<mark>order</mark> manner: this way it is possible to **Superscalar architectures**
 s **mamic pipeline is capable of organizexecution of instructions in an out

ir manner: this way it is possible to

ce the penalties due to stall condit

minimum.

typical structure of a dynam**

made up of three main units:

- **fetch and decode unit (FDU); decode unit (FDU);**
- **execution unit (EXU);**
- **write-back unit (WBU).**

Simone Buso - Microcontrollers and DSPs 38 **The first and the last unit operate in order,** •**execution unit (EXU);The first and the last unit operate in order, the second does not.**

Execution in parallel. The Execution in parallel. The instructions to execute among the functional units to execute among the functional units prediction techniques for conditioned branches. techniques

Results write back: the WBU takes care of data conflicts and only writes conflicts and only writes

Superscalar architectures

The DSPs with superscalar architectures are The DSPs with superscalar architectures are also direct competitors of general purpose also direct competitors of general purpose processors (GPPs), which often offer signal processors (GPPs), which often offer signal
processing capabilities (in particular for audio **and video applications) that are quite close and video applications) that are quite close to the DSPs' ones.**

DSPs are still preferable because of lower to the DSPs' ones. DSPs are still preferable because of lower cost and lower power consumption. Besides, cost consumption. being slightly less complex, it is normally being slightly complex, it easier to estimate the computation time of a program (fundamental for possible real-time easier to estimate the computation time of a program for real-time applications). applications).

Some DSPs adopt the VLIW (Very Long **Instruction Word) strategy to increase the Instruction Word) strategy to increase the internal level of parallelism. internal level of parallelism.**

This technique combines a big number (e.g. (e.g. 8) of simple instructions in a single 8) of simple instructions in a single instruction memory word, that is fetched in a single clock cycle. fetched in cycle. decomposes the long basic components and, exploiting

The decoder decomposes the long instruction in its basic components and, exploiting a given degree of hardware parallelism, distributes each component to a different given degree of hardware parallelism, distributes each to a different execution unit. Superscalar architectures vs VLIW
 Some DSPs adopt the VLIW (Very Long

Instruction Word) strategy to increase the

internal level of parallelism.

This technique combines a big number (e.g.

8) of simple instructions

Superscalar architectures vs VLIW

The VLIW approach is not equivalent to the The VLIW approach is superscalar one because: superscalar one because:

- **only some particular instruction sequences can be combined in long instruction words** • only some particular instruction sequences can be combined in long instruction words that completly exploit the CPU (e.g. that **of a FIR filter tap); of a FIR**
- **the adopted level of hardware parallelism the adopted level of hardware parallelism is normally not too high (two execution is normally not high (two units as a maximum); units maximum);**
- **the pipeline is static; the static;**
- **the instruction bus has a lot of bits (e.g.** •**the instruction bus has a lot of bits (e.g. 256). 256).**

Simone Buso - Microcontrollers and DSPs 43

Maximizing performance

The processor performance is a function of The processor performance is a function of both its architecture and of its organization, both its architecture and of its organization, at the hardware level.

at the hardware level.
The maximization of performance calls for a **co-ordinated design of hardware and co-ordinated of hardware software. software.**

The problem is further complicated by the The problem is further complicated by the action of several design constraints such as: action design constraints such as:

- **cost;** •**cost;**
- **electric power consumption. electric consumption.**

