4

DirectNet Communications Using RX/WX

In This Chapter. . . .

- RX / WX Network Instructions
- Addressing the Different Memory Types
- Special Relays for Communications
- Example Program with One RX Instruction
- Example Program with One WX Instruction
- Integrating Multiple RX and WX Instructions

Read (RX) and

Write (WX)

Routine


Instructions

RX / WX Network Instructions


The Read (**RX**) and Write (**WX**) instructions are used by the master PLC to Read a block of data from another PLC or Write a block of data to another PLC. To perform their functions, the RX / WX instructions must be preceded in the ladder logic program by two Load instructions and one Load Address instruction.

The Load and Load Address instructions load communication parameters into the accumulator and the first and second level of the accumulator stack. The RX or WX instruction takes these parameters from the stack and the accumulator and prepares the data to be sent over the network. If you need to know more about the function of the accumulator and the accumulator stack, refer to the User Manual for your PLC.

Building the For network communications, you build the Read (RX) or Write (WX) instructions Read (RX) or Write (WX) into a routine which requires the four instructions you see to the right. The function of each of these instructions is explained on the following pages. They must be used in the sequence shown.



The first Load (LD) instruction accepts either a constant or a variable. Use a "K" to The First LD designate the number as a constant. Use a "V" if you are entering the address of a Instruction register. The contents of that register perform the same function as the constant shown below. For example, you could use V2000 in place of K0114. If the contents of V2000 is the number "114," the function would be the same. Using a variable allows changing parameters while the program is running. It is recommended, however, to use a constant when possible.





Using Rx and WX Instructions


The Second LD Instruction

The second Load (LD) instruction determines the length of the data block to be transmitted during the Read or Write communication. This instruction will also accept two data types. Use a "K" to designate the number as a constant. Use a "V" if you are entering the address of a register.

For Word Memory data, you must use a multiple of two bytes between 2 and 128. For Bit Memory data, you can use any multiple of one byte between 1 and 128. For more information about addressing Word and Bit Memory, see page 4-6.








The LDA Instruction

The Load Address (LDA) instruction specifies the V-memory address of the *beginning* memory register in the master PLC. The data block to be transmitted will begin at this address and extend the number of bytes specified in the preceding LD instruction. The leading "O" indicates this is an octal number. Simply substitute the letter "O" for the "V" in the V-memory designation. For example, V40600 becomes O40600.

Read instructions copy the data block from the slave PLC memory into the master PLC memory.


Write instructions copy the data block from the master PLC memory into the slave PLC memory.





byte

Read (RX) The Read (RX) instruction specifies the LD memory location to be read from the slave Instruction K114 PLC. A block of data is read that begins at the LD specified memory location and extends the K8 number of bytes specified in the second LD instruction. LDA In this example, the eight byte block of data O40600 beginning at C100 and ending at C177 in the slave PLC is read (copied) into the RX master PLC's memory beginning at C100 V40600. R e a d Slave PLC Master PLC V40577 V40603 V40600 V40604 V40601 V40605 V40602 V40606 V40603 V40607 V40604 V40610



C177

bit


Write (WX) Instruction The Write (WX) instruction specifies the memory location to be written to in the slave PLC.

byte

word


A block of data is written that begins at the specified memory location and extends the number of bytes specified in the second LD instruction.

In the example, the 8-byte block of data beginning at V40600 and ending at V40603 in the master PLC is written (copied) into the slave PLC's memory beginning at C100 and ending at C177.



C100

bit




Addressing the Different Memory Types

	Some data types are inherently 16 bits long, for example timer and counter current values. Other data types are 1 bit long, for example: discrete inputs and outputs. Word-length and bit-length data are mapped into Word Memory, also known as V-memory, which allows you to address <i>any</i> of the different memory types as 16-bit words.
Bit Memory	Bit memory can be addressed in Read and Write instructions by the name of the first bit of any byte. If your second LD instruction contains the constant K8, eight bytes will be transmitted. If you use C0 in your RX or WX instruction, you will transmit the eight bytes from C0 through C77.
Word Memory and Aliases	In the example below, V40600 is the V-memory designation for the sixteen bits from C0 through C17. <i>Aliases</i> are a convenient substitute for V-memory designations, and can be used interchangeably in Read and Write instructions. VC0 is the alias for V40600. Either nomenclature addresses the same 16 bits.
	The alias is simply the name of the first bit in a group of sixteen bits, with V added as a prefix. For example, VC0 represents the 16 bits beginning with C0. Word Memory, Bit Memory and Aliases all use the octal numbering system.

Word Memory Address V40600 = VC0 (Alias)	C17	C16	C15	C14	C13	C12	C11	C10	C7	C6	C5	C4	СЗ	C2	C1	CO
V40601 = VC20	C37	C36	C35	C34	C33	C32	C31	C30	C27	C26	C25	C24	C23	C22	C21	C20
V40602 = VC40	C57	C56	C55	C54	C53	C52	C51	C50	C47	C46	C45	C44	C43	C42	C41	C40
V40603 = VC60	C77	C76	C75	C74	C73	C72	C71	C70	C67	C66	C65	C64	C63	C62	C61	C60

The following Write routines are all equivalent. *Direct*SOFT gives you the flexibility to identify the responding PLC's memory area in three different ways, as shown below.



Available Data Types

You can address the different data types by any available convention shown in the following tables. The largest block of data that can be sent in a single Read or Write operation is 128 bytes. The smallest block of data is one byte for Bit Memory types and two bytes, or one word for Word Memory types. The **octal** numbering system is used for all addresses in these tables.

DL05 CPU

DL05 CPU								
Data Types	Bit Memory	Word Memory	Alias					
Timer Current Values	None	V0 – V177	TA0 – TA177					
Counter Current Values	None	V1000 – V1177	CTA0 – CTA177					
User Data Words	None	V1200 – V7377	None					
Input Points	X0 – X377	V40400 – V40417	VX0 – VX360					
Output Points	Y0 – Y377	V40500 – V40517	VY0 – VY360					
Control Relays	C0 – C777	V40600 – V40677	VC0 – VC760					
Special Relays	SP0 – SP777	V41200 – V41237	VSP0 – VSP760					
Timer Status Bits	T0 – T177	V41100 – V41107	VT0 – VT160					
Counter Status Bits	CT0 – CT177	V41140 – V41147	VCT0 – VCT160					
Stages	S0 – S377	V41000 – V41017	VS0 – VS360					

DL06 CPU

DL06 CPU								
Data Types	Bit Memory	Word Memory	Alias					
Timer Current Values	None	V0 – V377	TA0 – TA177					
Counter Current Values	None	V1000 – V1177	CTA0 – CTA177					
User Data Words	None	V400 – V677 V1200 – V7377 V10000 – V17777	None					
Input Points	X0 – X777	V40400 – V40437	VX0 – VX760					
Output Points	Y0 – Y777	V40500 – V40537	VY0 – VY760					
Control Relays	C0 – C1777	V40600 – V40677	VC0 – VC1760					
Special Relays	SP0 – SP777	V41200 – V41237	VSP0 – VSP760					
Timer Status Bits	T0 – T377	V41100 – V41117	VT0 – VT160					
Counter Status Bits	CT0 – CT177	V41140 – V41147	VCT0 – VCT160					
Stages	S0 – S1777	V41000 – V41077	VS0 – VS1760					
Remote I/O	GX0 – GX3777 GY0 – GY3777	V40000 – V40177 V40200 – V40377	VGX0 – VGX3760 VGY0 – VGY3760					

Δ_

Special Relays for Communications


The *Direct*LOGIC PLCs provide internal contacts (bits) for monitoring the status of communications. The internal contacts are called Special Relays (there are other Special Relays used for other purposes). There are two Special Relays for each slot in the PLC that will be used by DCM module. The two relays perform the following functions:

- **Communication Busy** This bit is on when the communication module is busy transmitting or receiving. You **must** use this bit, or relay contact, to prevent overwriting your Read or Write (RX/WX) instructions.
- Communication Error This bit is on when an error occurred in the last RX or WX communication. This error automatically clears (the bit resets to zero) when another RX or WX instruction executes.

For example, Special Relays SP124 and SP125 correspond to an DCM module in **slot 3** of the DL06 PLC.

The Special Relay SP125 is used in the example to energize the output Y50, indicating a **communication error** has occurred. This Special Relay must appear earlier in the program than your RX or WX instruction because it is turned off (reset to zero) when a subsequent Read or Write instruction is executed.

The Special Relay SP124 indicates the DCM is **busy**. When SP124 is on, the normally closed contact opens to prevent executing another RX or WX instruction until the last one is completed. The appropriate busy bit **must** be used as a NC contact on every RX/WX instruction rung in the program.




The Special Relays for the DL05 and DL06 are listed below.

DL05 Special Relays						
Relay	Option Slot					
Communication busy	SP120					
Communication error	SP121					

DL06 Special Relays									
Relay	Slot 1	Slot 2	Slot 3	Slot 4					
Communication busy	SP120	SP122	SP124	SP126					
Communication error	SP121	SP123	SP125	SP127					

Program with One RX Instruction

The Ladder View screen below is the program development screen in *Direct*SOFT Programming Software. This four rung program is explained in detail on page 4–9. This is a complete program although its function is very limited. There is also a two rung program that runs in the slave PLC, and it is also explained on page 4–9. This example assumes the DCM is in slot 2 of a DL06 PLC.



Program for the Slave PLC

🗊 Ladde	r Yiew	
1)
2	SP123)
3	SP122 LD LD LD	
	LDA 040600	
	RX	
4	(END)


🗊 Ladde	er View		_ 0	×
1 -	X0	C100 (OUT)	
2		(END)	•

When the input (X0) to the slave PLC is turned on (transitions from 0 to 1), the C0 bit in the master PLC also transitions from 0 to 1. The program in the master PLC causes Y0 to turn on in response to the C0 bit.

For example DL05/06 communications programs, go to **www.automationdirect.com** technical support website > Example programs> Coummunications> example # EP–COM–005.

Master example: This project contains simple logic for reading the inputs from a DL05/06 slave and placing their status in C0–C17 in the master. It also writes C17–C37 to the outputs on the slave.


Slave example: This project can be used in conjunction with the master project to setup the slave to turn off its outputs if the master PLC stops communicating with it.



Example Program with One WX Instruction

The Ladder View screen below is the program development screen in *Direct*SOFT Programming Software. This four-rung program is explained in detail on page 4–11. This is a complete program although its function is very limited. There is also a two-rung program that runs in the responding PLC. It is also explained on page 4–11. This example assumes the DCM is in slot 2 of a DL06 PLC.





Program for the Slave PLC

🗊 Ladde	r View		_ 🗆 🗡
1	C100 	У0 (ОUТ)
2		(END)

When the input (X0) to the master PLC is turned on (transitions from 0 to 1), the C100 bit in the slave PLC also transitions from 0 to 1. The program in the slave PLC causes Y0 to turn on in response to the C100 bit.

|--|


NOTE: The slave PLC logic is a basic example only. If the master/slave communication fails, the bits written to the slaves from the master will remain in the same state last written from the the master.

L	D

For example DL05/06 communications programs, go to **www.automationdirect.com** technical support website > Example programs> Coummunications> example # EP-COM-005.

Master example: This project contains simple logic for reading the inputs from a DL05/06 slave and placing their status in C0–C17 in the master. It also writes C17–C37 to the outputs on the slave.

Slave example: This project can be used in conjunction with the master project to setup the slave to turn off its outputs if the master PLC stops communicating with it.



Integrating Multiple RX and WX Instructions

Multiple Read and Write instructions require *interlocks* for sequencing because only one RX/WX instruction can be processed at once. Using interlocks, one RX/WX instruction is processed in each scan until all RX/WX instructions have been executed. After the last instruction, the sequence then begins again at the first RX/WX instruction.

Without interlocks, the RX/WX instructions would be executed in an unpredictable order, and some might be executed many times before others are executed once. The interlocks serve to *open* (disconnect) the ladder circuits for all Read and Write instructions except the one that should be processed on the current CPU scan.

We show two methods of creating the interlocks necessary for sequencing multiple Read and Write instructions:

- Sequenced Internal Control Relays
- Shift Register

We will step you through the development of the interlocks using both methods. The two examples shown perform the same function. Only the interlocks are different.

NOTE: To fully understand the material in this section, you will first need to understand the Example Programs on pages 4–8 and 4–10, as well as the material in the Network Instructions section, beginning on page 4–2.

The following program segment sequences through three RX/WX instructions (two Write instructions and one Read instruction). You can develop your own program incorporating either of the two interlocking control strategies and expanding the number of interlocks to accommodate the number of RX/WX instructions in your program.

Interlocking Relays

It is easy to see the function of the interlocking relays if we construct a truth table first.

Across the top of the truth table we show internal control relays that we are considering using for our sequencing strategy. We have used C50 through C52 for our chart, but any contacts that are not used for other purposes in your program will work just as well.

Down the left side of the chart, we list the number of RX/WX instructions we may want to use in our RLL program.

The three contacts in this truth table will accommodate as many as eight

Truth Table	C52	C51	C50
First RX/WX	0	0	0
Second RX/WX	0	0	1
Third RX/WX	0	1	0
Fourth RX/WX	0	1	1
Fifth RX/WX	1	0	0
Sixth RX/WX	1	0	1
Seventh RX/WX	1	1	0
Eighth RX/WX	1	1	1

Read or Write instructions. Our program only has three RX/WX instructions so we only need to use two contacts (see why on page 4-13). We will use C50 and C51. One additional contact (C53) would give us 32 combinations since the number of combinations expands as the power of 2.

Our three RX/WX instructions can be sequenced by the two contacts C50 and C51. Two contacts provide four different binary states:

- both off
- C50 on and C51 off
- C50 off and C51 on
- both on

We only need to use three of the four binary states (circled) since we only have three RX/WX instructions to sequence.


			$\overline{}$
Truth Table	C52	C51	C50
First RX/WX	0	0	0
Second RX/WX	0	0	1
Third RX/WX	0	$\sqrt{1}$	0
Fourth RX/WX	0		
Fifth RX/WX	1	0	0
Sixth RX/WX	1	0	1
Seventh RX/WX	1	1	0
Eighth RX/WX	1	1	1


First RX/WX Instruction

C50 and C51 are interlocking contacts. They are normally closed in this rung to permit power flow to the first WX instruction. Both bits are off, corresponding to the first row of the truth table.

After the WX instruction is executed C50 is SET (turned on) which opens the contact in this rung and closes the C50 contact in the next rung.

C51 is RESET (turned off) which leaves the C51 contact closed for the next rung.





Returning to the First RX/WX Instruction


At the end of the third RX/WX instruction, we cycle back to the top row of the truth table on page 4–13. Both C50 and C51 are off, and the next CPU scan executes the first RX/WX instruction.

Shift Register The Shift Register can be used for creating interlocks, as an alternative to using control relays. For a complete explanation of the function of the Shift Register, see the User Manual for your PLC. If you have more than a few RX/WX instructions, using control relays can become cumbersome. The Shift Register allows a single contact to be used in each communication rung as an interlock.

The data input to the Shift Register (SR) is Special Relay SP1. SP1 is the always-on bit. Combined with a normally closed contact it sends zeros to the Shift Register data input.

The clock input to the Shift Register is SP122, the communication busy bit. Each time one of the RX/WX instructions executes, the Shift Register moves the set bit over one place.

C63 is used in this example to reset the Shift Register to all zeros.



 C77
 C76
 C75
 C74
 C73
 C72
 C71
 C70
 C67
 C66
 C65
 C64
 C63
 C62
 C61
 C60

 Shift Register after first scan.

 C77
 C76
 C75
 C74
 C73
 C72
 C71
 C70
 C67
 C66
 C65
 C64
 C63
 C62
 C61
 C60

 Shift Register after second scan.

 C77
 C76
 C75
 C74
 C73
 C72
 C71
 C70
 C67
 C66
 C65
 C64
 C63
 C62
 C61
 C60

 Shift Register after first RX/WX.

 C77
 C76
 C75
 C74
 C73
 C72
 C71
 C70
 C67
 C66
 C65
 C64
 C63
 C62
 C61
 C60

 Shift Register after second RX/WX.

 C77
 C76
 C75
 C74
 C73
 C72
 C71
 C70
 C67
 C66
 C65
 C64
 C63
 C62
 C61
 C60

 Shift Register after third RX/WX.

 C77
 C76
 C75
 C74
 C73
 C72
 C71
 C70
 C67
 C66
 C65
 C64
 C63
 C62
 C61
 C60

 Shift Register after third RX/WX plus one scan.


Store If Equal

The Store If Equal instruction detects when the Shift Register is reset to zeros. When that condition is true the C60 bit is SET by this rung. The C60 bit becomes the high bit shifted by the Shift Register until each RX/WX instruction is executed in turn.





Using RX and WX Instructions



After this rung is executed, the Shift Register shifts the high bit from C62 to C63 on the next CPU scan. C63 resets the Shift Register to zeros, the Store If Equal sets the C60 bit, and the CPU executes the first RX/WX instruction.

/ WX Instructions Communications