

μ PD70F3116, 70F3116(A), 70F3116(A1)

V850E/IA1™

32-BIT SINGLE-CHIP MICROCONTROLLER

DESCRIPTION

The μ PD70F3116, 70F3116(A), and 70F3116(A1) are products of the V850 Family™ of 32-bit single-chip microcontrollers for real-time control applications. These microcontrollers integrate a 32-bit CPU, ROM, RAM, an interrupt controller, timers such as a 3-phase sine wave PWM timer for motor, a serial interface, an FCAN controller, an A/D converter, a DMA controller, and other functions on a single chip.

The μ PD70F3116, 70F3116(A), and 70F3116(A1) are products that substitute flash memory for the internal mask ROM of the μ PD703116, 703116(A), and 703116(A1). This enables users to perform on-board program writing and erasure, making this product effective for evaluation during system development, small-lot production of multiple devices, and rapid production start.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

V850E/IA1 User's Manual Hardware: U14492E

V850E1 User's Manual Architecture: U14559E

FEATURES

- Number of instructions: 83
- Minimum instruction execution time: 20 ns (with a 50 MHz internal clock)
- General-purpose registers: 32 bits $\times$ 32 registers
- Instruction set suitable for control applications
- Internal memory Flash memory: 256 KB
RAM: 10 KB
- Memory access control (supporting SRAM and ROM)
- Sophisticated internal interrupt controller
- Real-time pulse unit suitable for control applications
 - 16-bit timers for 3-phase sine wave PWM inverter control: 2 ch
 - 16-bit up/down counter/timers for 2-phase encoder input: 2 ch
 - 16-bit general-purpose timer/counters: 2 ch
 - 16-bit general-purpose timer/event counter: 1 ch
 - 16-bit interval timer: 1 ch
- Powerful serial interface (with dedicated on-chip baud rate generator)
 - Asynchronous serial interfaces: 3 ch
 - Clocked serial interfaces: 2 ch
- Automotive LAN (FCAN controller): 1 ch
- NBD (Non Break Debug) function
 - RAM monitor function
 - Event detection function
- Clock generator
- 10-bit resolution A/D converter: 8 inputs $\times$ 2 circuits
- DMA controller: 4 ch
- Power-saving functions
- Can be replaced with mask ROM-incorporated μ PD703116, 703116(A), or 703116(A1) for mass production

APPLICATIONS

μ PD70F3116: Consumer appliances (inverter air conditioners, etc.)
 : Industrial machines (motor control, general-purpose inverters, etc.)
 μ PD70F3116(A), 70F3116(A1): Electrical equipment (electric power steering, electric car control, etc.)

Unless otherwise specified, the μ PD70F3116 is used in this document as the representative product.

The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.
 Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

ORDERING INFORMATION

Part Number	Package	Quality Grade
μPD70F3116GJ-UEN	144-pin plastic LQFP (fine pitch) (20 × 20)	Standard (for general electrical equipment)
μPD70F3116GJ (A)-UEN	144-pin plastic LQFP (fine pitch) (20 × 20)	Special (for high-reliability electrical equipment)
μPD70F3116GJ (A1)-UEN	144-pin plastic LQFP (fine pitch) (20 × 20)	Special (for high-reliability electrical equipment)

Please refer to **Quality Grades on NEC Semiconductor Devices (Document No. C11531E)** published by NEC Corporation to know the specification of quality grade on the devices and its recommended applications.

DIFFERENCES BETWEEN μPD70F3116, 70F3116(A), AND 70F3116(A1)

Part Number Item	μPD70F3116	μPD70F3116(A)	μPD70F3116(A1)
Quality grade	Standard	Special	
Operating ambient temperature (T _A)	-40 to +85°C		-40 to +110°C


PIN CONFIGURATION (TOP VIEW)

- 144-pin plastic LQFP (fine pitch) (20 × 20)

μPD70F3116GJ-UEN

μPD70F3116GJ(A)-UEN

μPD70F3116GJ(A1)-UEN




Caution When used in normal operation mode, connect the V_{PP} pin directly to V_{SS5} pin or pull it down. In a system where an on-chip flash memory is rewritten while mounted on board, pull the V_{PP} pin down. Connecting via a resistor of 5 kΩ or more and 50 kΩ or less is recommended for pull-down connection.

PIN IDENTIFICATION

A16 to A23:	Address bus	P20 to P27:	Port 2
AD0 to AD15:	Address/data bus	P30 to P37:	Port 3
AD0_DBG to AD3_DBG:	Debug address/data bus	P40 to P47:	Port 4
ADTRG0, ADTRG1:	AD trigger input	PCM0 to PCM4:	Port CM
ANI00 to ANI07,	Analog input	PCS0 to PCS7:	Port CS
ANI10 to ANI17:		PCT0 to PCT7:	Port CT
ASCK1, ASCK2:	Asynchronous serial clock	PDH0 to PDH7:	Port DH
ASTB:	Address strobe	PDL0 to PLD15:	Port DL
AVDD:	Analog power supply	<u>RD</u> :	Read
AVREF0, AVREF1:	Analog reference voltage	RESET:	Reset
AVss:	Analog ground	RXD0 to RXD2:	Receive data
CKSEL:	Clock generator operating mode select	<u>SCK0</u> , <u>SCK1</u> :	Serial clock
CLK_DBG:	Debug clock	SI0, SI1:	Serial input
CLKOUT:	Clock output	SO0, SO1:	Serial output
CRXD:	Receive data for controller area network	SYNC:	Sync
<u>CS0</u> to <u>CS7</u> :	Chip select	TCLR10, TCLR11,	Timer clear
CTXD:	Transmit data for controller area network	TCLR2, TCLR3:	
CVDD:	Clock generator power supply	TCUD10, TCUD11:	Timer control pulse input
CVss:	Clock generator ground	TI2, TI3:	Timer input
ESO0, ESO1:	Emergency shut off	TIUD10, TIUD11:	Timer count pulse input
<u>HLD</u> AK:	Hold acknowledge	TO000 to TO005,	Timer output
HLDRQ:	Hold request	TO010 to TO015,	
INTP0 to INTP6,	Interrupt request from peripherals	TO10, TO11,	
INTP100, INTP101,		TO21 to TO24, TO3:	
INTP110, INTP111,		TRIG_DBG:	Debug trigger
INTP20 to INTP25,		TXD0 to TXD2:	Transmit data
INTP30, INTP31:		<u>UWR</u> :	Upper write strobe
<u>LWR</u> :	Lower write strobe	VDD3, VDD5:	Power supply
MODE0 to MODE2:	Mode	VPP:	Programming power supply
NMI:	Non-maskable interrupt request	VSS3, VSS5:	Ground
P00 to P07:	Port 0	<u>WAIT</u> :	Wait
P10 to P15:	Port 1	X1, X2:	Crystal

INTERNAL BLOCK DIAGRAM



CONTENTS

1.	DIFFERENCES BETWEEN μ PD70F3116 AND μ PD703116	7
2.	PIN FUNCTIONS	8
2.1	Port Pins	8
2.2	Non-Port Pins	11
2.3	Pin I/O Circuits and Recommended Connection of Unused Pins	14
3.	PROGRAMMING FLASH MEMORY	17
3.1	Selecting Communication Mode	17
3.2	Flash Memory Programming Functions	18
3.3	Connecting Dedicated Flash Programmer	18
4.	ELECTRICAL SPECIFICATIONS	20
4.1	Normal Operation Mode	20
4.2	Flash Memory Programming Mode	45
5.	PACKAGE DRAWING	47
6.	RECOMMENDED SOLDERING CONDITIONS	48

1. DIFFERENCES BETWEEN μPD70F3116 AND μPD703116

Item \ Part Number	μPD70F3116	μPD703116
Internal ROM	Flash memory (256 KB)	Mask ROM (256 KB)
Internal RAM	10 KB	10 KB
NBD (Non Break Debug) function	Provided (TRIG_DBG, AD0_DBG to AD3_DBG, SYNC, CLK_DBG)	None (IC1 to IC4)
Flash memory programming pin	Provided (V _{PP})	None (IC5)
Flash memory programming mode	Provided (MODE0 = H/L, MODE1 = H, MODE2 = L, V _{PP} = 7.8 V)	None
Electrical specifications	Current consumption etc. differs (see individual data sheets).	
Other	Circuit scale and mask layout differ, thus noise immunity, noise radiation, etc. differ.	

- Cautions**
1. There are differences in noise immunity and noise radiation between the flash memory version and mask ROM version. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for commercial samples (not engineering samples) of the mask ROM version.
 2. When switching from the flash memory version to the mask ROM version, write the same code to the free area of the internal ROM.

2. PIN FUNCTIONS

2.1 Port Pins

(1/3)

Pin Name	I/O	Function	Alternate Function
P00	Input	Port 0 8-bit input-only port	NMI
P01			ESO0/INTP0
P02			ESO1/INTP1
P03			ADTRG0/INTP2
P04			ADTRG1/INTP3
P05			INTP4
P06			INTP5
P07			INTP6
P10	I/O	Port 1 6-bit I/O port Input/output can be specified in 1-bit units.	TIUD10/TO10
P11			TCUD10/INTP100
P12			TCLR10/INTP101
P13			TIUD11/TO11
P14			TCUD11/INTP110
P15			TCLR11/INTP111
P20	I/O	Port 2 8-bit I/O port Input/output can be specified in 1-bit units.	TI2/INTP20
P21			TO21/INTP21
P22			TO22/INTP22
P23			TO23/INTP23
P24			TO24/INTP24
P25			TCLR2/INTP25
P26			TI3/TCLR3/INTP30
P27			TO3/INTP31
P30	I/O	Port 3 8-bit I/O port Input/output can be specified in 1-bit units.	RXD0
P31			TXD0
P32			RXD1
P33			TXD1
P34			ASCK1
P35			RXD2
P36			TXD2
P37			ASCK2

(2/3)

Pin Name	I/O	Function	Alternate Function
P40	I/O	Port 4 8-bit I/O port Input/output can be specified in 1-bit units.	SI0
P41			SO0
P42			$\overline{\text{SCK0}}$
P43			SI1
P44			SO1
P45			$\overline{\text{SCK1}}$
P46			CRXD
P47			CTXD
PCM0	I/O	Port CM 5-bit I/O port Input/output can be specified in 1-bit units.	$\overline{\text{WAIT}}$
PCM1			CLKOUT
PCM2			$\overline{\text{HLD\text{AK}}}$
PCM3			$\overline{\text{HLD\text{RQ}}}$
PCM4			—
PCT0	I/O	Port CT 8-bit I/O port Input/output can be specified in 1-bit units.	$\overline{\text{LWR}}$
PCT1			$\overline{\text{UWR}}$
PCT2			—
PCT3			—
PCT4			$\overline{\text{RD}}$
PCT5			—
PCT6			ASTB
PCT7			—
PCS0	I/O	Port CS 8-bit I/O port Input/output can be specified in 1-bit units.	$\overline{\text{CS0}}$
PCS1			$\overline{\text{CS1}}$
PCS2			$\overline{\text{CS2}}$
PCS3			$\overline{\text{CS3}}$
PCS4			$\overline{\text{CS4}}$
PCS5			$\overline{\text{CS5}}$
PCS6			$\overline{\text{CS6}}$
PCS7			$\overline{\text{CS7}}$
PDH0	I/O	Port DH 8-bit I/O port Input/output can be specified in 1-bit units.	A16
PDH1			A17
PDH2			A18
PDH3			A19
PDH4			A20
PDH5			A21
PDH6			A22
PDH7			A23

(3/3)

Pin Name	I/O	Function	Alternate Function
PDL0	I/O	Port DL 8-/16-bit I/O port Input/output can be specified in 1-bit units.	AD0
PDL1			AD1
PDL2			AD2
PDL3			AD3
PDL4			AD4
PDL5			AD5
PDL6			AD6
PDL7			AD7
PDL8			AD8
PDL9			AD9
PDL10			AD10
PDL11			AD11
PDL12			AD12
PDL13			AD13
PDL14			AD14
PDL15			AD15

2.2 Non-Port Pins

(1/3)

Pin Name	I/O	Function	Alternate Function
TO000	Output	Timer 00 pulse signal output	—
TO001			—
TO002			—
TO003			—
TO004			—
TO005			—
TO010	Output	Timer 01 pulse signal output	—
TO011			—
TO012			—
TO013			—
TO014			—
TO015			—
TO10	Output	Timer 10 or 11 pulse signal output	P10/TIUD10
TO11			P13/TIUD11
TO21	Output	Timer 2 pulse signal output	P21/INTP21
TO22			P22/INTP22
TO23			P23/INTP23
TO24			P24/INTP24
TO3	Output	Timer 3 pulse signal output	P27/INTP31
ESO0	Input	Timer 00 or 01 output stop signal input	P01/INTP0
ESO1			P02/INTP1
TIUD10	Input	External count clock input to up/down counter (timer 10 or 11)	P10/TO10
TIUD11			P13/TO11
TCUD10	Input	Count operation switching signal to up/down counter (timer 10 or 11)	P11/INTP100
TCUD11			P14/INTP110
TCLR10	Input	Clear signal input to up/down counter (timer 10 or 11)	P12/INTP101
TCLR11			P15/INTP111
TI2	Input	Timer 2 or 3 external count input	P20/INTP20
TI3			P26/INTP30/TCLR3
TCLR2	Input	Timer 2 or 3 clear signal input	P25/INTP25
TCLR3			P26/INTP31/TI3
INTP0	Input	External maskable interrupt request input	P01/ESO0
INTP1			P02/ESO1
INTP2			P03/ADTRG0
INTP3			P04/ADTRG1
INTP4			P05
INTP5			P06
INTP6			P07

(2/3)

Pin Name	I/O	Function	Alternate Function
INTP100	Input	External maskable interrupt request input and timer 10 external capture trigger input	P11/TCUD10
INTP101			P12/TCLR10
INTP110	Input	External maskable interrupt request input and timer 11 external capture trigger input	P14/TCUD11
INTP111			P15/TCLR11
INTP20	Input	External maskable interrupt request input and timer 2 external capture trigger input	P20/TI2
INTP21			P21/TO21
INTP22			P22/TO22
INTP23			P23/TO23
INTP24			P24/TO24
INTP25			P25/TCLR2
INTP30	Input	External maskable interrupt request input and timer 3 external capture trigger input	P26/TI3/TCLR3
INTP31			P27/TO3
SO0	Output	Serial transmit data output (3-wire) to CSI0 and CSI1	P41
SO1			P44
SI0	Input	Serial transmit data input (3-wire) to CSI0 and CSI1	P40
SI1			P43
SCK0	I/O	Serial clock I/O (3-wire) to CSI0 and CSI1	P42
SCK1			P45
TXD0	Output	Serial transmit data output to UART0 to UART2	P31
TXD1			P33
TXD2			P36
RXD0	Input	Serial receive data input to UART0 to UART2	P30
RXD1			P32
RXD2			P35
ASCK1	I/O	UART1 and UART2 serial clock I/O	P34
ASCK2			P37
CTXD	Output	FCAN serial transmit data output	P47
CRXD	Input	FCAN serial receive data input	P46
ANI00 to ANIC7	Input	Analog input to A/D converter	—
ANI10 to ANI17			—
ADTRG0	Input	External trigger input to A/D converter	P03/INTP2
ADTRG1			P04/INTP4
NMI	Input	Non-maskable interrupt request input	P00
MODE0	Input	Specifies V850E/IA1 operation mode	—
MODE1			—
MODE2			—
V _{PP}	—	Power application input for flash memory write	—

(3/3)

Pin Name	I/O	Function	Alternate Function
WAIT	Input	Control signal input to insert wait in bus cycle	PCM0
HLD $\overline{\text{AK}}$	Output	Bus hold acknowledge output	PCM2
HLD $\overline{\text{RQ}}$	Input	Bus hold request input	PCM3
L $\overline{\text{WR}}$	Output	External data lower byte write enable signal output	PCT0
U $\overline{\text{WR}}$	Output	External data higher byte write enable signal output	PCT1
R $\overline{\text{D}}$	Output	External data bus read strobe signal output	PCT4
ASTB	Output	External data bus address strobe signal output	PCT6
C $\overline{\text{S0}}$	Output	Chip select signal output	PCS0
C $\overline{\text{S1}}$			PCS1
C $\overline{\text{S2}}$			PCS2
C $\overline{\text{S3}}$			PCS3
C $\overline{\text{S4}}$			PCS4
C $\overline{\text{S5}}$			PCS5
C $\overline{\text{S6}}$			PCS6
C $\overline{\text{S7}}$			PCS7
AD0 to AD15	I/O	16-bit address/data bus for external memory	PDL0 to PDL15
A16 to A23	Output	Higher 8-bit address bus for external memory	PLH0 to PLH7
RE $\overline{\text{SET}}$	Input	System reset input (3 V interface, 5 V tolerance)	—
X1	Input	Crystal resonator connection pin for system clock oscillation (3 V interface).	—
X2	—	Input to X1 pin when providing clocks from outside.	—
CLKOUT	Output	System clock output	PCM1
CKSEL	Input	Input specifying clock generator operation mode	—
AV $\overline{\text{REF0}}$	Input	Reference voltage input for A/D converter 0	—
AV $\overline{\text{REF1}}$	Input	Reference voltage input for A/D converter 1	—
AV $\overline{\text{DD}}$	—	Positive power supply for A/D converter	—
AV $\overline{\text{SS}}$	—	Ground potential for A/D converter	—
CV $\overline{\text{DD}}$	—	Positive power supply for dedicated clock generator	—
CV $\overline{\text{SS}}$	—	Ground potential for dedicated clock generator	—
V $\overline{\text{DD5}}$	—	Positive power supply for peripheral interface	—
V $\overline{\text{SS5}}$	—	Ground potential for peripheral interface	—
V $\overline{\text{DD3}}$	—	3 V positive power supply pin for internal CPU	—
V $\overline{\text{SS3}}$	—	Ground pin for internal CPU	—
CLK_DBG	Input	Debugging interface clock input (3 V interface)	—
SYNC	Input	Debugging interface command synchronization input (3 V interface)	—
AD0_DBG	I/O	Command interface input for debugging (3 V interface)	—
AD1_DBG			—
AD2_DBG			—
AD3_DBG			—
TRIG_DBG	Output	Address match trigger signal output for debugging (3 V interface)	—

2.3 Pin I/O Circuits and Recommended Connection of Unused Pins

The I/O circuit type of each pin and recommended connection of unused pins are shown in Table 2-1.

The I/O circuit configuration of each type is schematically shown in Figure 2-1.

It is recommended that 1 to 10 k Ω resistors be used when connecting to V_{DD5}, V_{SS5}, CV_{DD}, CV_{SS}, or AV_{SS} via a resistor.


Table 2-1. Types of Pin I/O Circuits and Recommended Connection (1/2)

Pin	I/O Circuit Type	Recommended Connection	
P00/NMI	2	Connect directly to V _{SS5} .	
P01/ESO0/INTP0 P02/ESO1/INTP1			
P03/ADTRG0/INTP2 P04/ADTRG1/INTP3			
P05/INTP4 to P07/INTP6			
P10/TIUD10/TO10	5-AC	Input: Independently connect to V _{DD5} or V _{SS5} via a resistor. Output: Leave open.	
P11/TCUD10/INTP100			
P12/TCLR10/INTP101			
P13/TIUD11/TO11			
P14/TCUD11/INTP110			
P15/TCLR11/INTP111			
P20/TI2/INTP20			
P21/TO21/INTP21 to P24/TO24/INTP24			
P25/TCLR2/INTP25			
P26/TI3/TCLR3/INTP30			
P27/TO3/INTP31			
P30/RXD0			
P31/TXD0			5
P32/RXD1			5-AC
P33/TXD1	5		
P34/ $\overline{\text{ASCK1}}$	5-AC		
P35/RXD2			
P36/TXD2	5		
P37/ $\overline{\text{ASCK2}}$	5-AC		
P40/SI0			
P41/SO0	5		
P42/ $\overline{\text{SCK0}}$	5-AC		
P43/SI1			
P44/SO1	5		
P45/ $\overline{\text{SCK1}}$	5-AC		
P46/CRXD			
P47/CTXD	5		

Table 2-1. Types of Pin I/O Circuits and Recommended Connection (2/2)

Pin	I/O Circuit Type	Recommended Connection
PCM0/ $\overline{\text{WAIT}}$	5	Input: Independently connect to V_{DD5} or V_{SS5} via a resistor. Output: Leave open.
PCM1/CLKOUT		
PCM2/ $\overline{\text{HLDAK}}$		
PCM3/ $\overline{\text{HLDRQ}}$		
PCM4		
PCT0/ $\overline{\text{LWR}}$		
PCT1/ $\overline{\text{UWR}}$		
PCT2		
PCT3		
PCT4/ $\overline{\text{RD}}$		
PCT5		
PCT6/ASTB		
PCT7		
PCS0/ $\overline{\text{CS0}}$		
PCS1/ $\overline{\text{CS1}}$		
PCS2/ $\overline{\text{CS2}}$		
PCS3/ $\overline{\text{CS3}}$		
PCS4/ $\overline{\text{CS4}}$		
PCS5/ $\overline{\text{CS5}}$		
PCS6/ $\overline{\text{CS6}}$		
PCS7/ $\overline{\text{CS7}}$		
PDH0/A16 to PDH7/A23		
PDL0/AD0 to PDL15/AD15		
AD0_DBG to AD3_DBG	5-AC	Independently connect to CV_{DD} or CV_{SS} via a resistor.
TRIG_DBG	3	Leave open (low-level output).
CLK_DBG	2	Independently connect to CV_{SS} via a resistor.
SYNC		Independently connect to CV_{DD} via a resistor.
ANI00 to ANI07, ANI10 to ANI17	7	Connect to AV_{SS} .
TO000 to TO005, TO010 to TO015	4	Leave open.
MODE0 to MODE2	2	—
V_{PP}		Connect to V_{SS5} .
$\overline{\text{RESET}}$		—
CKSEL		—
X2	—	Leave open.
AV_{SS}	—	Connect to V_{SS5} .
AV_{REF0} , AV_{REF1}	—	Connect to V_{SS5} .
AV_{DD}	—	Connect to V_{DD5} .

Figure 2-1. Pin I/O Circuits



3. PROGRAMMING FLASH MEMORY

The following two flash memory programming methods are available.

(1) On-board programming

The program is written to the flash memory using the dedicated flash programmer after the μPD70F3116 is mounted on the target board. Install the connectors, etc., required for communication with the dedicated flash programmer, on the target board.

(2) Off-board programming

The program is written to the flash memory using the dedicated adapter before the μPD70F3116 is mounted on the target board.


3.1 Selecting Communication Mode

Writing to the flash memory is done via serial communication using the dedicated flash programmer. Select one of the communication modes listed in Table 3-1. Base selection of the communication mode on the selection format shown in Figure 3-1. Refer to the number of V_{PP} pulses shown in Table 3-1 when selecting the communication mode.

Table 3-1. Communication Modes

Communication Mode	Pins Used	Number of V _{PP} Pulses
CSI0	SO0 (serial data output) SI0 (serial data input) SCK0 (serial clock input)	0
Handshake-supporting CSI	SO0 (serial data output) SI0 (serial data input) SCK0 (serial clock input) PDH0 (signal for handshake)	3
UART0	TXD0 (serial data output) RXD0 (serial data input)	8

Figure 3-1. Communication Mode Selection Format



3.2 Flash Memory Programming Functions

Flash memory programming is performed by transmitting and receiving commands and data according to the selected communication mode. Table 3-2 shows the main flash memory programming functions.

Table 3-2. Main Flash Memory Programming Functions

Function	Description
Batch erase	Erases the contents of the entire memory.
Area erase	Erases memory contents 128 KB at a time.
Batch blank check	Checks whether the entire memory has been erased.
Data write	Writes data to flash memory based on the write start address and the number of bytes to be written.
Batch verify	Compares the contents of the entire memory with the input data.

3.3 Connecting Dedicated Flash Programmer

The connection of the dedicated flash programmer to the μPD70F3116 differs depending on the communication mode. The connection diagrams for each mode are shown below.

Figure 3-2. Connection of Dedicated Flash Programmer for UART0 Mode




Figure 3-3. Connection of Dedicated Flash Programmer for CSI0 Mode





Figure 3-4. Connection of Dedicated Flash Programmer for Handshake-Supporting CSI Mode



4. ELECTRICAL SPECIFICATIONS

4.1 Normal Operation Mode

Absolute Maximum Ratings (T_A = 25°C)

Parameter	Symbol	Conditions	Ratings	Unit
Power supply voltage	V _{DD3}	V _{DD3} pin	−0.5 to +4.6	V
	V _{DD5}	V _{DD5} pin	−0.5 to +7.0	V
	CV _{DD}	CV _{DD} pin	−0.5 to +4.6	V
	CV _{SS}	CV _{SS} pin	−0.5 to +0.5	V
	AV _{DD}	AV _{DD} pin	−0.5 to V _{DD5} + 0.5	V
	AV _{SS}	AV _{SS} pin	−0.5 to +0.5	V
Input voltage	V _{I1}	Other than X1 pin and pins for NBD ^{Note}	−0.5 to V _{DD5} + 0.5	V
	V _{I2}	V _{PP} pin	−0.5 to +8.5	V
	V _{I3}	Pins for NBD ^{Note}	−0.5 to V _{DD3} + 0.5	V
	V _{I4}	RESET pin (when V _{DD3} is supplied)	−0.5 to +6.0	V
Clock input voltage	V _K	X1 pin	−0.5 to V _{DD3} + 1.0	V
Analog input voltage	V _{IAN}	ANI00 to ANI07 pins, AV _{DD} > V _{DD5}	−0.5 to V _{DD5} + 0.5	V
		ANI10 to ANI17 pins, V _{DD5} ≥ AV _{DD}	−0.5 to AV _{DD} + 0.5	V
Analog reference input voltage	AV _{REF}	AV _{REF0} pin, AV _{DD} > V _{DD5}	−0.5 to V _{DD5} + 0.5	V
		AV _{REF1} pin, V _{DD5} ≥ AV _{DD}	−0.5 to AV _{DD} + 0.5	V
Output current, low	I _{OL}	Per pin for TO000 to TO005 and TO010 to TO015	15	mA
		Per pin other than for TO000 to TO005 and TO010 to TO015	4.0	mA
		Total for all pins	210	mA
Output current, high	I _{OH}	Per pin	−4.0	mA
		Total for all pins	−100	mA
Operating ambient temperature	T _A	μPD70F3116, 70F3116(A)	−40 to +85	°C
		μPD70F3116(A1)	−40 to +110	°C
Storage temperature	T _{stg}		−65 to +150	°C

Note CLK_DBG, SYNC, AD0_DBG to AD3_DBG pins

- Cautions**
1. Do not directly connect output (or I/O) pins of IC products to each other, or to V_{DD}, V_{CC}, and GND. Open drain pins or open collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions shown below for DC characteristics and AC characteristics are within the range for normal operation and quality assurance.

Capacitance ($T_A = 25^\circ\text{C}$, $V_{DD3} = V_{DD5} = V_{SS3} = V_{SS5} = 0\text{ V}$)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	C_i	$f_c = 1\text{ MHz}$ Unmeasured pins returned to 0 V.			15	pF
I/O capacitance	C_{io}				15	pF
Output capacitance	C_o				15	pF


Operating Conditions

Operation Mode	Internal System Clock Frequency (f_x)		Operating Ambient Temperature (T_A)	Power Supply Voltage	
				V_{DD3}	V_{DD5}
Direct mode	μ PD70F3116, 70F3116(A)	4 to 25 MHz	-40 to $+85^\circ\text{C}$	$3.3\text{ V} \pm 0.3\text{ V}$	$5.0\text{ V} \pm 0.5\text{ V}$
	μ PD70F3116(A1)	4 to 16 MHz	-40 to $+110^\circ\text{C}$	$3.3\text{ V} \pm 0.3\text{ V}$	$5.0\text{ V} \pm 0.5\text{ V}$
PLL mode	μ PD70F3116, 70F3116(A)	4 to 50 MHz	-40 to $+85^\circ\text{C}$	$3.3\text{ V} \pm 0.3\text{ V}$	$5.0\text{ V} \pm 0.5\text{ V}$
	μ PD70F3116(A1)	4 to 32 MHz	-40 to $+110^\circ\text{C}$	$3.3\text{ V} \pm 0.3\text{ V}$	$5.0\text{ V} \pm 0.5\text{ V}$

Caution When interfacing to the external devices using the CLKOUT signal, make the internal system clock frequency (f_x) 32 MHz or lower.

Recommended Oscillator


- (a) Ceramic resonator or crystal resonator connection ($T_A = -40$ to $+85^\circ\text{C}$: μ PD70F3116, 70F3116(A),
 $T_A = -40$ to 110°C : μ PD70F3116(A1))



Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	f_{xx}		4		6.6	MHz

- Cautions**
1. Connect the oscillator as close to the X1 and X2 pins as possible.
 2. Do not wire any other signal lines in the area indicated by the broken lines.
 3. For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

(b) External clock input



- Cautions**
1. Connect the high-speed CMOS inverter as closely to the X1 pin as possible.
 2. Thoroughly evaluate the matching between the μ PD70F3116 and the high-speed CMOS inverter.

DC Characteristics ($T_A = -40$ to $+85^\circ\text{C}$: μ PD70F3116, 70F3116(A), $T_A = -40$ to $+110^\circ\text{C}$: μ PD70F3116(A1), $V_{DD3} = C V_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = C V_{SS} = 0$ V)

Parameter		Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high		V _{IH1}	Pins for bus control ^{Note 1}		2.2		V _{DD5}	V
		V _{IH2}	Pins for NBD ^{Note 2}		0.8V _{DD3}		V _{DD3}	V
		V _{IH3}	Port pins ^{Note 3}		0.7V _{DD5}		V _{DD5}	V
		V _{IH4}	Port pins other than Notes 1, 2, 3		0.8V _{DD5}		V _{DD5}	V
		V _{IH5}	X1 pin		0.8V _{DD3}		V _{DD3} +0.3	V
		V _{IH6}	RESET pin		0.8V _{DD3}		5.5	V
Input voltage, low		V _{IL1}	Pins for bus control ^{Note 1}		0		0.8	V
		V _{IL2}	Pins for NBD ^{Note 2}		0		0.2V _{DD3}	V
		V _{IL3}	Port pins ^{Note 3}		0		0.3V _{DD5}	V
		V _{IL4}	Port pins other than Notes 1, 2, 3		0		0.2V _{DD5}	V
		V _{IL5}	X1 pin		−0.5		0.15V _{DD3}	V
		V _{IL6}	RESET pin		0		0.2V _{DD3}	V
Output voltage, high		V _{OH1}	Pins other than Note 4	I _{OH} = −2.5 mA	V _{DD5} −1.0			V
		V _{OH2}	Pins for NBD ^{Note 4}	I _{OH} = −2.5 mA	V _{DD3} −1.0			V
Output voltage, low		V _{OL1}	PWM output ^{Note 5}	I _{OL} = 15 mA			2.0	V
				I _{OL} = 2.5 mA			0.4	V
		V _{OL2}	Pins other than Notes 4, 5	I _{OL} = 2.5 mA			0.4	V
		V _{OL3}	Pins for NBD ^{Note 4}	I _{OL} = 2.5 mA			0.4	V
Input leakage current, high		I _{LIH}	V _I = V _{DD5}				10	μA
Input leakage current, low		I _{LIL}	V _I = 0 V				−10	μA
Output leakage current, high		I _{LOH}	V _O = V _{DD5}				10	μA
Output leakage current, low		I _{LOL}	V _O = 0 V				−10	μA
Analog pin input leakage current		I _{LIAN}					±10	μA
Power supply current ^{Note 6}	During normal operation	I _{DD1}	V _{DD3} + CV _{DD}	Note 7		2.4fx +25	4.5fx	mA
			V _{DD5}	Note 8		30	50	mA
	In HALT mode	I _{DD2}	V _{DD3} + CV _{DD}	Note 7		1.2fx	2.3fx	mA
			V _{DD5}	Note 8		20	40	mA
	In IDLE mode	I _{DD3}	V _{DD3} + CV _{DD}			3.0	10	mA
			V _{DD5}	Note 8		0.5	1.0	mA
	In STOP mode	I _{DD4}	V _{DD3} + CV _{DD}	−40°C ≤ T _A ≤ +85°C		20	600	μA
				−40°C ≤ T _A ≤ +110°C		20	1000	μA
V _{DD5}			Note 8		10	20	μA	

- Notes**
1. AD0/PDL0 to AD15/PDL15, A16/PDH0 to A23/PDH7, $\overline{\text{LWR}}$ /PCT0, $\overline{\text{UWR}}$ /PCT1, PCT2, PCT3, $\overline{\text{RD}}$ /PCT4, PCT5, ASTB/PCT6, PCT7, $\overline{\text{WAIT}}$ /PCM0, CLKOUT/PCM1, $\overline{\text{HLD A K}}$ /PCM2, $\overline{\text{HLD R Q}}$ /PCM3, PCM4, CS0/PCS0 to $\overline{\text{CS7}}$ /PCS7
 2. CLK_DBG, SYNC, AD0_DBG to AD3_DBG
 3. P31/TXD0, P33/TXD1, P36/TXD2, P41/SO0, P44/SO1, P47/CTXD
 4. AD0_DBG to AD3_DBG, TRIG_DBG
 5. TO000 to TO005, TO010 to TO015
 6. Value in the PLL mode
 7. Determine the value by calculating f_x from the operating conditions.
 8. The current of TO000 to TO005 and TO010 to TO015 pins is not included.

Remark f_x : Internal system clock frequency


Data Retention Characteristics ($T_A = -40$ to $+85^\circ\text{C}$: μ PD70F3116, 70F3116(A),

$T_A = -40$ to $+110^\circ\text{C}$: μ PD70F3116(A1))

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Data retention voltage	V_{DDDR}	STOP mode, $V_{\text{DD3}} = V_{\text{DDDR}}$	1.5		3.6	V
	HV_{DDDR}	STOP mode, $V_{\text{DD5}} = HV_{\text{DDDR}}$	3.6		5.5	V
Data retention current	I_{DDDR}	$V_{\text{DD}} =$ V_{DDDR} $-40^\circ\text{C} \leq T_A \leq +85^\circ\text{C}$		20	600	μA
		$-40^\circ\text{C} \leq T_A \leq +110^\circ\text{C}$		20	1000	μA
Power supply voltage rise time	t_{rVD}		200			μs
Power supply voltage fall time	t_{fVD}		200			μs
Power supply voltage retention time (from STOP mode setting)	t_{hVD}		0			ms
STOP release signal input time	t_{dREL}		0			ns
Data retention input voltage, high	V_{IHDR}	Note1	$0.8HV_{\text{DDDR}}$		HV_{DDDR}	V
		Note2	$0.8V_{\text{DDDR}}$		V_{DDDR}	V
Data retention input voltage, low	V_{ILDR}	Note1	-0.5		$0.2HV_{\text{DDDR}}$	V
		Note2	-0.5		$0.2V_{\text{DDDR}}$	V

- Notes 1.** P00/NMI, P01/ESO0/INTP0, P02/ESO1/INTP1, P03/ADTRG0/INTP2, P04/ADTRG1/INTP3, P05/INTP4 to P07/INTP6, P10/TIUD10/TO10, P11/TCUD10/INTP100, P12/TCLR10/INTP101, P13/TIUD11/TO11, P14/TCUD11/INTP110, P15/TCLR11/INTP111, P20/TI2/INTP20, P21/TO21/INTP21 to P24/TO24/INTP24, P25/TCLR2/INTP25, P26/TI3/TCLR3/INTP30, P27/TO3/INTP31, P30/RXD0, P32/RXD1, P34/ASCK1, P35/RXD2, P37/ASCK2, P40/SIO, P42/SCK0, P43/SI1, P45/SCK1, P46/CRXD, MODE0 to MODE2, CKSEL, RESET
- 2.** CLK_DBG, SYNC, AD0_DBG to AD3_DBG

Remark The TYP. value is a reference value for when $T_A = 25^\circ\text{C}$.



AC Characteristics ($T_A = -40$ to $+85^\circ\text{C}$: μ PD70F3116, 70F3116(A),


$T_A = -40$ to $+110^\circ\text{C}$: μ PD70F3116(A1),

$V_{DD3} = CV_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = CV_{SS} = 0$ V,


output pin load capacitance: $C_L = 50$ pF)

AC test input test points


(a) Other than (b) to (e) below




(b) P31/TXD0, P33/TXD1, P36/TXD2, P41/SO0, P44/SO1, P47/CTXD




(c) AD0/PDL0 to AD15/PDL15, A16/PDH0 to A23/PDH7, $\overline{\text{LWR}}/\text{PCT0}$, $\overline{\text{UWR}}/\text{PCT1}$, PCT2, PCT3, $\overline{\text{RD}}/\text{PCT4}$, PCT5, ASTB/PCT6, PCT7, $\overline{\text{WAIT}}/\text{PCM0}$, CLKOUT/PCM1, $\overline{\text{HLDAK}}/\text{PCM2}$, $\overline{\text{HLDRQ}}/\text{PCM3}$, PCM4, $\overline{\text{CS0}}/\text{PCS0}$ to $\overline{\text{CS7}}/\text{PCS7}$



(d) CLK_DBG, SYNC, AD0_DBG to AD3_DBG, $\overline{\text{RESET}}$




(e) X1




AC test output test points


(a) Other than (b) below



(b) AD0_DBG to AD3_DBG, TRIG_DBG



Load condition




(1) Clock timing (1/2)

(T_A = -40 to +85°C: μ PD70F3116, 70F3116(A),T_A = -40 to +110°C: μ PD70F3116(A1),V_{DD3} = C_{VDD} = 3.0 to 3.6 V, V_{DD5} = 5 V $\pm$ 0.5 V, V_{SS3} = V_{SS5} = C_{VSS} = 0 V,output pin load capacitance: C_L = 50 pF)

Parameter	Symbol		Conditions		MIN.	MAX.	Unit
X1 input cycle	<1>	t _{CYX}	Direct mode	Note1	31.25	125	ns
			PLL mode		156	250	ns
			Direct mode	Note2	20	125	ns
			PLL mode		156	250	ns
X1 input high-level width	<2>	t _{WXH}	Direct mode		6		ns
			PLL mode		50		ns
X1 input low-level width	<3>	t _{WXL}	Direct mode		6		ns
			PLL mode		50		ns
X1 input rise time	<4>	t _{XR}	Direct mode			4	ns
			PLL mode			10	ns
X1 input fall time	<5>	t _{XF}	Direct mode			4	ns
			PLL mode			10	ns
CPU operation frequency	—	f _X	Note2		4	50	MHz
			Note1		4	32	MHz
			CLKOUT signal used ^{Note3}		4	32	MHz
CLKOUT output cycle	<6>	t _{CYK}	Note2		20	250	ns
			Note1		31.25	250	ns
			CLKOUT signal used ^{Note3}		31.25	250	ns
CLKOUT high-level width	<7>	t _{WKH}			0.5T – 9		ns
CLKOUT low-level width	<8>	t _{WKL}			0.5T – 11		ns
CLKOUT rise time	<9>	t _{KR}				11	ns
CLKOUT fall time	<10>	t _{KF}				9	ns
Delay time from X1↓ to CLKOUT	<11>	t _{DKX}	Direct mode			40	ns

Notes 1. -40°C ≤ T_A ≤ +110°C2. -40°C ≤ T_A ≤ +85°C3. When interfacing to the external devices using the CLKOUT signal, make the internal system clock frequency (f_X) 32 MHz or lower.**Remark** T = t_{CYK}


(1) Clock timing (2/2)



(2) Output waveform (except for X1 and CLKOUT)

(TA = -40 to +85°C: μPD70F3116, 70F3116(A),
TA = -40 to +110°C: μPD70F3116(A1),
VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±0.5 V, Vss3 = Vss5 = CVss = 0 V,
output pin load capacitance: CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Output rise time	<12> t _{OR}			15	ns
Output fall time	<13> t _{OF}			15	ns



(3) Reset timing

($T_A = -40$ to $+85^\circ\text{C}$: μ PD70F3116, 70F3116(A),

$T_A = -40$ to $+110^\circ\text{C}$: μ PD70F3116(A1),


$V_{DD3} = CV_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = CV_{SS} = 0$ V,

output pin load capacitance: $C_L = 50$ pF)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
RESET pin high-level width	<14>	t_{WRSH}		500		ns
RESET pin low-level width	<15>	t_{WRSL}	At power-on and at STOP mode release	$500 + T_{OS}$		ns
			Other than at power-on and at STOP mode release	500		ns

Caution Thoroughly evaluate the oscillation stabilization time.

Remark T_{OS} : Oscillation stabilization time



(4) Multiplex Bus Timing

(a) CLKOUT asynchronous ($T_A = -40$ to $+85^\circ\text{C}$: μ PD70F3116, 70F3116(A),

$T_A = -40$ to $+110^\circ\text{C}$: μ PD70F3116(A1),

$V_{DD3} = CV_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = CV_{SS} = 0$ V,

output pin load capacitance: $C_L = 50$ pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Address setup time (to $\overline{\text{ASTB}}\downarrow$)	<16> t_{SAST}		$0.5T - 16$		ns
Address hold time (from $\overline{\text{ASTB}}\downarrow$)	<17> t_{HSTA}		$0.5T - 15$		ns
Address float delay time from $\overline{\text{RD}}\downarrow$	<18> t_{FRDA}			11	ns
Data input setup time from address	<19> t_{SAID}			$(2 + n)T - 40$	ns
Data input setup time from $\overline{\text{RD}}\downarrow$	<20> t_{SRDID}			$(1 + n)T - 40$	ns
Delay time from $\overline{\text{ASTB}}\downarrow$ to $\overline{\text{RD}}\downarrow$, $\overline{\text{LWR}}\downarrow$, $\overline{\text{UWR}}\downarrow$	<21> t_{DSTRDWR}		$0.5T - 15$		ns
Data input hold time (from $\overline{\text{RD}}\uparrow$)	<22> t_{HRDID}		0		ns
Address output time from $\overline{\text{RD}}\uparrow$	<23> t_{DRDA}		$(1 + i)T - 15$		ns
Delay time from $\overline{\text{RD}}\downarrow$, $\overline{\text{LWR}}\downarrow$, $\overline{\text{UWR}}\downarrow$ to $\overline{\text{ASTB}}\uparrow$	<24> t_{DRDWRST}		$0.5T - 15$		ns
Delay time from $\overline{\text{RD}}\uparrow$ to $\overline{\text{ASTB}}\downarrow$	<25> t_{DRDST}		$(1.5 + i)T - 15$		ns
$\overline{\text{RD}}$, $\overline{\text{LWR}}$, $\overline{\text{UWR}}$ low-level width	<26> t_{WRDWRL}		$(1 + n)T - 22$		ns
$\overline{\text{ASTB}}$ high-level width	<27> t_{WSTH}		$T - 15$		ns
Data output time from $\overline{\text{LWR}}\downarrow$, $\overline{\text{UWR}}\downarrow$	<28> t_{DWROD}			10	ns
Data output setup time (to $\overline{\text{LWR}}\downarrow$, $\overline{\text{UWR}}\downarrow$)	<29> t_{SODWR}		$(1 + n)T - 25$		ns
Data output hold time (from $\overline{\text{LWR}}\downarrow$, $\overline{\text{UWR}}\downarrow$)	<30> t_{HWROD}		$T - 20$		ns
$\overline{\text{WAIT}}$ setup time (to address)	<31> t_{SAWT1}	$n \geq 1$		$1.5T - 40$	ns
	<32> t_{SAWT2}			$(1.5 + n)T - 40$	ns
$\overline{\text{WAIT}}$ hold time (from address)	<33> t_{HAWT1}	$n \geq 1$	$(0.5 + n)T$		ns
	<34> t_{HAWT2}		$(1.5 + n)T$		ns
$\overline{\text{WAIT}}$ setup time (to $\overline{\text{ASTB}}\downarrow$)	<35> t_{SSTWT1}	$n \geq 1$		$T - 32$	ns
	<36> t_{SSTWT2}			$(1 + n)T - 32$	ns
$\overline{\text{WAIT}}$ hold time (from $\overline{\text{ASTB}}\downarrow$)	<37> t_{HSTWT1}	$n \geq 1$	nT		ns
	<38> t_{HSTWT2}		$(1 + n)T$		ns
$\overline{\text{HLDRQ}}$ high-level width	<39> t_{WHQH}		$T + 10$		ns
$\overline{\text{HLDK}}$ low-level width	<40> t_{WHAL}		$T - 15$		ns
Delay time from address float to $\overline{\text{HLDK}}\downarrow$	<41> t_{DFHA}		-12		ns
Delay time from $\overline{\text{HLDK}}\uparrow$ to bus output $\uparrow$	<42> t_{DHAC}		-7		ns
Delay time from $\overline{\text{HLDRQ}}\downarrow$ to $\overline{\text{HLDK}}\downarrow$	<43> t_{DHQHA1}		$2T$		ns
Delay time from $\overline{\text{HLDRQ}}\uparrow$ to $\overline{\text{HLDK}}\uparrow$	<44> t_{DHQHA2}		$0.5T$	$1.5T + 30$	ns

Remarks 1. $T = t_{\text{CYK}}$

2. n : Number of wait clocks inserted in the bus cycle.

The sampling timing changes when a programmable wait is inserted.

3. i : Number of idle states inserted after the read cycle (0 or 1).


4. Observe at least either of the data input hold time t_{HKID} or t_{HRDID} .

- (b) CLKOUT synchronous ($T_A = -40$ to $+85^\circ\text{C}$: μ PD70F3116, 70F3116(A),
 $T_A = -40$ to $+110^\circ\text{C}$: μ PD70F3116(A1),
 $V_{DD3} = CV_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = CV_{SS} = 0$ V,
output pin load capacitance: $C_L = 50$ pF)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT $\uparrow$ to address	<45> t_{DKA}		-7	19	ns
Delay time from CLKOUT $\uparrow$ to address float	<46> t_{FKA}		-12	15	ns
Delay time from CLKOUT $\downarrow$ to ASTB	<47> t_{DKST}		-3	19	ns
Delay time from CLKOUT $\uparrow$ to $\overline{RD}$, $\overline{LWR}$, $\overline{UWR}$	<48> t_{DKRDWR}		-5	19	ns
Data input setup time (to CLKOUT $\uparrow$)	<49> t_{SIDK}		21		ns
Data input hold time (from CLKOUT $\uparrow$)	<50> t_{HKID}		5		ns
Delay time from CLKOUT $\uparrow$ to data output	<51> t_{DKOD}			19	ns
$\overline{WAIT}$ setup time (to CLKOUT $\downarrow$)	<52> t_{SWTK}		21		ns
$\overline{WAIT}$ hold time (from CLKOUT $\downarrow$)	<53> t_{HKWT}		5		ns
$\overline{HLDRQ}$ setup time (to CLKOUT $\downarrow$)	<54> t_{SHQK}		21		ns
$\overline{HLDRQ}$ hold time (from CLKOUT $\downarrow$)	<55> t_{HKHQ}		5		ns
Delay time from CLKOUT $\uparrow$ to $\overline{HLDK}$	<56> t_{DKHA}			19	ns
Delay time from CLKOUT $\uparrow$ to address float	<57> t_{DKF}			19	ns

Remark Observe at least one of the data input hold times t_{HKID} or t_{HRDID} .

(c) Read cycle (CLKOUT synchronous/asynchronous, 1 wait)




(d) Write cycle (CLKOUT synchronous/asynchronous, 1 wait)



Remark $\overline{RD}$ is high level.

(e) Bus hold



(5) Interrupt timing

($T_A = -40$ to $+85^\circ\text{C}$: μ PD70F3116, 70F3116(A), $T_A = -40$ to $+110^\circ\text{C}$: μ PD70F3116(A1),

$V_{DD3} = CV_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = CV_{SS} = 0$ V,

output pin load capacitance: $C_L = 50$ pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
NMI high-level width	<58> t_{WNIH}		500		ns
NMI low-level width	<59> t_{WNIL}		500		ns
INTPn high-level width	<60> t_{WITH}	n = 0 to 6	500		ns
		n = 100, 101, 110, 111, 30, 31	$5T + 10$		ns
		n = 20 to 25 (when analog filter specified)	500		ns
		n = 20 to 25 (when digital filter specified)	$5T + 10$		ns
INTPn low-level width	<61> t_{WITL}	n = 0 to 6	500		ns
		n = 100, 101, 110, 111, 30, 31	$5T + 10$		ns
		n = 20 to 25 (when analog filter specified)	500		ns
		n = 20 to 25 (when digital filter specified)	$5T + 10$		ns

Remark T: Digital filter sampling clock

T can be selected by setting the following registers.

• INTP100, INTP101:

Can be selected from $fxTM10$, $fxTM10/2$, $fxTM10/4$, and $fxTM10/8$ by setting the NRC101 and NRC100 bits of the timer 10 noise elimination time select register (NRC10) ($fxTM10$: clock selected with the timer 1n/timer 2n clock select register (PRM02) (n = 0, 1).

• INTP110, INTP111:


Can be selected from $fxTM11$, $fxTM11/2$, $fxTM11/4$, and $fxTM11/8$ by setting the NRC111 and NRC110 bits of the timer 11 noise elimination time select register (NRC11) ($fxTM11$: clock selected with the timer 1n/timer 2n clock select register (PRM02) (n = 0, 1).

• INTP30:

Can be selected from $fxTM3/2$, $fxTM3/4$, and $fxTM3/8$, $fxTM3/16$ by setting the NRC31 and NRC30 bits of the timer 3 noise elimination time select register (NRC3) ($fxTM3$: clock selected with the timer 3 clock select register (PRM03).

• INTP31:

Can be selected from $fxTM3/32$, $fxTM3/64$, and $fxTM3/128$, $fxTM3/256$ by setting the NRC33 and NRC32 bits of the timer 3 noise elimination time select register (NRC3) ($fxTM3$: clock selected with the timer 3 clock select register (PRM03).



(6) Timer input timing

($T_A = -40$ to $+85^\circ\text{C}$: μPD70F3116, 70F3116(A), $T_A = -40$ to $+110^\circ\text{C}$: μPD70F3116(A1),

$V_{DD3} = C V_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = C V_{SS} = 0$ V,

output pin load capacitance: $C_L = 50$ pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
TIUDn, TCUDn high-/low level width	<62> t_{WUDH}, t_{WUDL}	$n = 10, 11$	$5T + 10$		ns
TIUDn, TCUDn input time difference	<63> t_{PHUD}	$n = 10, 11$	$5T + 10$		ns
TCLRn high-/low-level width	<64> t_{WTCH}, t_{WTCL}	$n = 10, 11, 2$ (other than for through input), 3	$5T + 10$		ns
		$n = 2$ (for through input ^{Note})	$2T + 10$		ns
TIn high-/low-level width	<65> t_{WTIH}, t_{WTIL}	$n = 2$ (other than for through input), 3	$5T + 10$		ns
		$n = 2$ (for through input ^{Note})	$2T + 10$		ns

Note When setting the timer 2 count clock/control edge select register 0 (CSE0)'s CESE1 bit to 1 and CESE0 bit to 0.

Remarks 1. T: Digital filter sampling clock

T can be selected by setting the following registers.

- When using TIUDn, TCUDn, and TCLRn ($n = 10, 11$), the following cycles can be selected by setting the NRCn1 and NRCn0 bits of timer n noise elimination time select register (NRCn).

When $f_x/2$ is selected for the timer 1n basic clock: $f_x/2, f_x/4, f_x/8, f_x/16$

When $f_x/4$ is selected for the timer 1n basic clock: $f_x/4, f_x/8, f_x/16, f_x/32$

- When using TCLRn and TIn ($n = 2$), the following cycles can be selected by setting the PRM2 bit of the timer 1m/timer 2m clock select register (PRM02) ($m = 0, 1$).

When $f_x/2$ is selected for the timer 2n basic clock: $f_x/2$


When $f_x/4$ is selected for the timer 2n basic clock: $f_x/4$

- When using TCLRn and TIn ($n = 3$), the following cycles can be selected by setting the NRC31 and NRC30 bits of timer 3 noise elimination time select register (NRC30).

When f_x is selected for the timer 3 basic clock: $f_x/2, f_x/4, f_x/8, f_x/16$

When $f_x/2$ is selected for the timer 3 basic clock: $f_x/4, f_x/8, f_x/16, f_x/32$

2. f_x : Internal system clock frequency



Remark $m = 10, 11$ $n = 10, 11, 2, 3$ $x = 2, 3$

(7) Timer operating frequency(T_A = -40 to +85°C: μ PD70F3116, 70F3116(A),T_A = -40 to +110°C: μ PD70F3116(A1),V_{DD3} = C_V_{DD} = 3.0 to 3.6 V, V_{DD5} = 5 V $\pm$ 0.5 V, V_{SS3} = V_{SS5} = C_V_{SS} = 0 V,output pin load capacitance: C_L = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
TM00, TM01 operating frequency	T ₀	-40°C $\leq$ T _A $\leq$ +85°C		40	MHz
		-40°C $\leq$ T _A $\leq$ +110°C		32	MHz
TM10, TM11 operating frequency	T ₁			16	MHz
TM20, TM21 operating frequency	T ₂			16	MHz
TM30 operating frequency	T ₃			32	MHz

(8) CSI timing (1/2)**(a) Master mode**(T_A = -40 to +85°C: μ PD70F3116, 70F3116(A),T_A = -40 to +110°C: μ PD70F3116(A1),V_{DD3} = C_V_{DD} = 3.0 to 3.6 V, V_{DD5} = 5 V $\pm$ 0.5 V, V_{SS3} = V_{SS5} = C_V_{SS} = 0 V,output pin load capacitance: C_L = 50 pF)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK _n cycle	<66> t _{CYSK1}	Output	200		ns
SCK _n high-level width	<67> t _{WSK1H}	Output	0.5t _{CYSK1} - 25		ns
SCK _n low-level width	<68> t _{WSK1L}	Output	0.5t _{CYSK1} - 25		ns
SIn setup time (to SCK _n ↑)	<69> t _{SSISK}		35		ns
SIn hold time (from SCK _n ↑)	<70> t _{HSKSI}		30		ns
SOn output delay time (from SCK _n ↓)	<71> t _{DSKSO}			30	ns
SOn output hold time (from SCK _n ↑)	<72> t _{HSKSO}		0.5t _{CYSK1} - 20		ns

Remark n = 0, 1**(b) Slave mode**(T_A = -40 to +85°C: μ PD70F3116, 70F3116(A),T_A = -40 to +110°C: μ PD70F3116(A1),V_{DD3} = C_V_{DD} = 3.0 to 3.6 V, V_{DD5} = 5 V $\pm$ 0.5 V, V_{SS3} = V_{SS5} = C_V_{SS} = 0 V,output pin load capacitance: C_L = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCK _n cycle	<66> t _{CYSK1}	Input	200		ns
SCK _n high-level width	<67> t _{WSK1H}	Input	90		ns
SCK _n low-level width	<68> t _{WSK1L}	Input	90		ns
SIn setup time (to SCK _n ↑)	<69> t _{SSISK}		50		ns
SIn hold time (from SCK _n ↑)	<70> t _{HSKSI}		50		ns
SOn output delay time (from SCK _n ↓)	<71> t _{DSKSO}			55	ns
SOn output hold time (from SCK _n ↑)	<72> t _{HSKSO}		t _{WSK1H}		ns

Remark n = 0, 1

(8) CSI timing (2/2)



(9) UART0 timing

(T_A = -40 to +85°C: μ PD70F3116, 70F3116(A),T_A = -40 to +110°C: μ PD70F3116(A1),V_{DD3} = C_{VDD} = 3.0 to 3.6 V, V_{DD5} = 5 V $\pm$ 0.5 V, V_{SS3} = V_{SS5} = C_{VSS} = 0 V,output pin load capacitance: C_L = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
UART0 baud rate generator input frequency	f _{BRG}			25	MHz

Remark f_{BRG} (UART0 baud rate generator input frequency) can be selected from f_x, f_x/2, f_x/4, f_x/8, f_x/16, f_x/32, f_x/64, f_x/128, f_x/256, f_x/512, f_x/1024, and f_x/2048 by setting the TPS3 to TPS0 bits of clock select register 0 (CKSR0) (f_x: Internal system clock frequency).

(10) UART1, UART2 timing (1/2)

(a) Clocked master mode

($T_A = -40$ to $+85^\circ\text{C}$: μPD70F3116, 70F3116(A),

$T_A = -40$ to $+110^\circ\text{C}$: μPD70F3116(A1),

$V_{DD3} = C V_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = C V_{SS} = 0$ V,

output pin load capacitance: $C_L = 50$ pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASCKn cycle	<73> t_{CYSK0}	Output	1000		ns
ASCKn high-level width	<74> t_{WSK0H}	Output	$k T - 20$		ns
ASCKn low-level width	<75> t_{WSK0L}	Output	$k T - 20$		ns
RxDn setup time (to ASCKn↑)	<76> t_{SRXSK}		$1.5 T + 35$		ns
RxDn hold time (from ASCKn↑)	<77> t_{HSKRX}		0		ns
TxDn output delay time (from ASCKn↓)	<78> t_{DSKTX}			$T + 10$	ns
TxDn output hold time (from ASCKn↑)	<79> t_{HSKTX}		$(k + 1)T - 20$		ns

- Remarks**
1. $T = t_{CYK}$
 2. k: Setting value of PRSCMn register of UARTn
 3. n = 1, 2

(b) Clocked slave mode

($T_A = -40$ to $+85^\circ\text{C}$: μPD70F3116, 70F3116(A),

$T_A = -40$ to $+110^\circ\text{C}$: μPD70F3116(A1),


$V_{DD3} = C V_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = C V_{SS} = 0$ V,

output pin load capacitance: $C_L = 50$ pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
ASCKn cycle	<73> t_{CYSK0}	Input	1000		ns
ASCKn high-level width	<74> t_{WSK0H}	Input	$4 T + 80$		ns
ASCKn low-level width	<75> t_{WSK0L}	Input	$4 T + 80$		ns
RxDn setup time (to ASCKn↑)	<76> t_{SRXSK}		$T + 10$		ns
RxDn hold time (from ASCKn↑)	<77> t_{HSKRX}		$T + 10$		ns
TxDn output delay time (from ASCKn↓)	<78> t_{DSKTX}			$2.5 T + 45$	ns
TxDn output hold time (from ASCKn↑)	<79> t_{HSKTX}		$k T + 1.5 T$		ns

- Remarks**
1. $T = t_{CYK}$
 2. k: Setting value of PRSCMn register of UARTn
 3. n = 1, 2

(10) UART1, UART2 timing (2/2)




(11) NBD timing

(T_A = 0 to +40°C, V_{DD3} = CV_{DD} = 3.0 to 3.6 V, V_{DD5} = 5 V ±0.5 V, V_{SS3} = V_{SS5} = CV_{SS} = 0 V,

output pin load capacitance: C_L = 100 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
NBD cycle	<80> t _{NDCYC}		80		ns
NBD cycle low-level width	<81> t _{NDL}		35		ns
NBD data output delay time	<82> t _{NDD}		5	t _{NDCYC} -20	ns
NBD data output hold time	<83> t _{NDHD}		2		ns
NBD data input setup time	<84> t _{NDS}		20		ns
NBD data input hold time	<85> t _{NDH}		5		ns
SYNC input setup time	<86> t _{NDSYS}		20		ns
SYNC input hold time	<87> t _{NDSYH}		5		ns



A/D Converter Characteristics ($T_A = -40$ to $+85^\circ\text{C}$: μ PD70F3116, 70F3116(A),

$T_A = -40$ to $+110^\circ\text{C}$: μ PD70F3116(A1),

$V_{DD3} = CV_{DD} = 3.0$ to 3.6 V, $AV_{DD} = V_{DD5} = 5$ V ± 0.5 V, $AV_{SS} = V_{SS3} = V_{SS5} = CV_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	—		10			bit
Overall error	—				± 4	LSB
Quantization error	—				$\pm 1/2$	LSB
Conversion time	t_{CONV}		5		10	μs
Sampling time	t_{SAMP}		833			ns
Zero-scale error	—				± 3	LSB
Full-scale error	—				± 3	LSB
Linearity error	—				± 4	LSB
Analog input voltage	V_{IAN}		-0.3		$AV_{\text{REF}n} + 0.3$	V
Analog reference voltage	AV_{REF}	$AV_{\text{REF}n} = AV_{\text{DD}}$	4.5		5.5	V
$AV_{\text{REF}n}$ input current ^{Note}	AI_{REF}			1	2	mA
AV_{DD} power supply current ^{Note}	AI_{DD}			3	6	mA

Note The μ PD70F3116 incorporates two A/D converters. This is the rated value for one converter.

Remark $n = 0, 1$

4.2 Flash Memory Programming Mode

Basic Characteristics ($T_A = 10$ to 40°C (during rewrite),

$T_A = -40$ to $+85^\circ\text{C}$ (except during rewrite): μ PD70F3116, 70F3116(A),

$T_A = -40$ to $+110^\circ\text{C}$ (except during rewrite): μ PD70F3116(A1),

$V_{DD3} = C V_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = C V_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	f_x		4		50	MHz
V_{PP} supply voltage	V_{PP1}	During flash memory programming	7.5	7.8	8.1	V
	V_{PPL}	V_{PP} low-level detection	$0.8V_{DD3}$	V_{DD3}	$1.2V_{DD3}$	V
	V_{PPM}	V_{PP} , V_{DD3} level detection	$0.65V_{DD3}$		$V_{DD3} + 0.3$	V
	V_{PPH}	V_{PP} high-voltage level detection	7.5	7.8	8.1	V
V_{DD3} supply current	I_{DD1}	$V_{PP} = V_{PP1}$			$4.5f_x$	mA
V_{PP} supply current	I_{PP}	$V_{PP} = 7.8$ V			100	mA
Step erase time	t_{ER}	Note 1	0.398	0.4	0.402	s
Overall erase time per area	t_{ERA}	When the step erase time = 0.4 s, Note 2			40	s/area
Write-back time	t_{WB}	Note 3	0.99	1	1.01	ms
Number of write-backs per write-back command	C_{WB}	When the write-back time = 1 ms, Note 4			300	Count/write-back command
Number of erase/write-backs	C_{ERWB}				16	Count
Step writing time	t_{WT}	Note 5	18	20	22	μ s
Overall writing time per word	t_{WTW}	When the step writing time = 20μ s (1 word = 4 bytes), Note 6	20		200	μ s/word
Number of rewrites per area	C_{ERWR}	1 erase + 1 write after erase = 1 rewrite, Note 7	100			Count/area

- Notes**
1. The recommended setting value of the step erase time is 0.4 s.
 2. The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
 3. The recommended setting value of the write-back time is 1 ms.
 4. Write-back is executed once by the issuance of the write-back command. Therefore, the retry count must be the maximum value minus the number of commands issued.
 5. The recommended setting value of the step writing time is 20μ s.
 6. 100μ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
 7. When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

Example (P: Write, E: Erase)

Shipped product $\longrightarrow$ P $\rightarrow$ E $\rightarrow$ P $\rightarrow$ E $\rightarrow$ P: 3 rewrites

Shipped product $\rightarrow$ E $\rightarrow$ P $\rightarrow$ E $\rightarrow$ P $\rightarrow$ E $\rightarrow$ P: 3 rewrites


Remarks 1. When the PG-FP3 is used, a time parameter required for writing/erasing by downloading parameter files is automatically set. Do not change the settings unless otherwise specified.

2. Area 0 = 00000H to 1FFFFH, area 1 = 20000H to 3FFFFH


Serial Write Operation Characteristics ($T_A = -20$ to $+85^\circ\text{C}$, $V_{DD3} = CV_{DD} = 3.0$ to 3.6 V, $V_{DD5} = 5$ V ± 0.5 V, $V_{SS3} = V_{SS5} = CV_{SS} = 0$ V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$V_{DD5}\uparrow$ to $V_{PP}\uparrow$ set time	<88> t_{DRPSR}		10			μs
$V_{PP}\uparrow$ to $\overline{\text{RESET}}\uparrow$ set time	<89> t_{PSRRF}		1			μs
$\overline{\text{RESET}}\uparrow$ to V_{PP} count start time	<90> t_{RFOF}	$V_{PP} = 7.8$ V	$10T + 1500$			ns
Count execution time	<91> t_{COUNT}				15	ms
V_{PP} counter high-level width	<92> t_{CH}		1			μs
V_{PP} counter low-level width	<93> t_{CL}		1			μs
V_{PP} counter rise time	<94> t_R				1	μs
V_{PP} counter fall time	<95> t_F				1	μs
$V_{PP}\downarrow$ to $V_{DD5}\downarrow$ reset time	<96> t_{PFDR}		10			μs

Remark $T = t_{CYK}$



144-PIN PLASTIC LQFP (FINE PITCH) (20x20)



Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	22.0±0.2
B	20.0±0.2
C	20.0±0.2
D	22.0±0.2
F	1.25
G	1.25
H	0.22±0.05
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
M	0.17 ^{+0.03} _{-0.07}
N	0.08
P	1.4
Q	0.10±0.05
R	3° ^{+4°} _{-3°}
S	1.5±0.1

S144GJ-50-UEN

6. RECOMMENDED SOLDERING CONDITIONS

The μ PD70F3116 should be soldered and mounted under the following recommended conditions.

For details of the recommended soldering conditions, refer to the document **Semiconductor Device Mounting Technology Manual (C10535E)**.

For soldering methods and conditions other than those recommended below, contact an NEC sales representative.

Table 6-1. Surface Mounting Type Soldering Conditions

μ PD70F3116GJ-UEN: 144-pin plastic LQFP (fine-pitch) (20 × 20)

μ PD70 F3116GJ(A)-UEN: 144-pin plastic LQFP (fine-pitch) (20 × 20)

μ PD70 F3116GJ(A1)-UEN: 144-pin plastic LQFP (fine-pitch) (20 × 20)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 hours)	IR30-103-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	—

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

[MEMO]

NOTES FOR CMOS DEVICES

① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

② HANDLING OF UNUSED INPUT PINS FOR CMOS

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V_{DD} or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)
Santa Clara, California
Tel: 408-588-6000
800-366-9782
Fax: 408-588-6130
800-729-9288

NEC Electronics (Germany) GmbH
Duesseldorf, Germany
Tel: 0211-65 03 02
Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.
Milton Keynes, UK
Tel: 01908-691-133
Fax: 01908-670-290

NEC Electronics Italiana s.r.l.
Milano, Italy
Tel: 02-66 75 41
Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH
Benelux Office
Eindhoven, The Netherlands
Tel: 040-2445845
Fax: 040-2444580

NEC Electronics (France) S.A.
Velizy-Villacoublay, France
Tel: 01-3067-5800
Fax: 01-3067-5899

NEC Electronics (France) S.A.
Madrid Office
Madrid, Spain
Tel: 091-504-2787
Fax: 091-504-2860

NEC Electronics (Germany) GmbH
Scandinavia Office
Taeby, Sweden
Tel: 08-63 80 820
Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.
Hong Kong
Tel: 2886-9318
Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.
Seoul Branch
Seoul, Korea
Tel: 02-528-0303
Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.
Novena Square, Singapore
Tel: 253-8311
Fax: 250-3583

NEC Electronics Taiwan Ltd.
Taipei, Taiwan
Tel: 02-2719-2377
Fax: 02-2719-5951

NEC do Brasil S.A.
Electron Devices Division
Guarulhos-SP, Brasil
Tel: 11-6462-6810
Fax: 11-6462-6829

Reference document: Electrical Characteristics for Microcomputer (U15170J)^{Note}

Note This document number is that of the Japanese version.

V850E/IA1 and V850 Family are trademarks of NEC Corporation.

- **The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.**
 - No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.
 - NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.
 - Descriptions of circuits, software, and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software, and information in the design of the customer's equipment shall be done under the full responsibility of the customer. NEC Corporation assumes no responsibility for any losses incurred by the customer or third parties arising from the use of these circuits, software, and information.
 - While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.
 - NEC devices are classified into the following three quality grades:
 "Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.
 - Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
 - Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
 - Specific: Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.
- The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.