CML147786CX cpuModule™User's Manual

RTD Enhanced Award BIOS Versions 6.00.xx

 $> \sqrt{}$ (Real Time Devices) ||||W|

RTD Embedded Technologies, Inc.

"Accessing the Analog World"®

ISO9001 and AS9100 Certified

BDM-610000059 Rev C

CML147786CX cpuModule[™] User's Manual



RTD Embedded Technologies, Inc. 103 Innovation Blvd. State College, PA 16803-0906

> Phone: +1-814-234-8087 FAX: +1-814-234-5218

<u>E-mail</u> sales@rtd.com techsupport@rtd.com

web site http://www.rtd.com

Revision History

Rev A	Initial Release
Rev B	Added <i>Quick Boot Description</i> on page 57. Added <i>Onboard PCI Devices</i> on page 93. Revised <i>Real Time Clock and CMOS Memory</i> on page 81. Updated board diagrams.
Rev C	Updated Mechanical Drawing in <i>Mechanical Dimensions</i> on page 94. Added EIDE specifications to <i>Specifications</i> on page 6. Updated <i>Operating environment</i> on page 8.

Published by:

RTD Embedded Technologies, Inc. 103 Innovation Blvd. State College, PA 16803-0906

Copyright 2002-2007 by RTD Embedded Technologies, Inc. All rights reserved Printed in U.S.A.

The RTD Logo is a registered trademark of RTD Embedded Technologies. cpuModule and utilityModule are trademarks of RTD Embedded Technologies. PS/2, PC/XT, PC/AT and IBM are trademarks of International Business Machines Inc. MS-DOS, Windows, Windows 95, Windows 98 and Windows NT are trademarks of Microsoft Corp. PC/104 is a registered trademark of PC/104 Consortium. All other trademarks appearing in this document are the property of their respective owners.

Chapter 1:	Introduction	3
	The CML147786CX cpuModule	
	Specifications	0
Chapter 2:	Getting Started	9
	Basic Connector Locations	10
	Fail safe boot ROM	
	Cable Kits	12
	Connecting Power	13
	Connecting the utility cable	14
	Connecting a Keyboard	15
	Connecting to the PC/104 Bus	16
	Connecting to the PC/104-Plus PCI Bus	17
	Booting the cpuModule for the First Time	
	Booting to Boot Block Flash with Fail Safe Boot ROM	
	If You Misconfigure the cpuModule	
	For More Information	22
Chapter 3:	Connecting the cpuModule	23
	Connector Locations	
	Auxiliary Power CN3	
	Serial Ports, CN7 and CN8	
	multiPort, CN6 - Parallel Port Mode	
	multiPort, CN6 - aDIO Mode	
	multiPort, CN6 - Floppy Controller Mode	
	Multifunction Connector, CN5	35
	VGA Video Connector, CN18	37
	TTL Flat Panel Video Connector, CN19	38
	EIDE Connector, CN9	
	ATA/IDE Disk Chip Socket, U8	41
	Bus Mouse Connector, CN4	
	USB Connector, CN17	
	10/100 Base T and TX Connector, CN20	
	Audio, CN11	
	PC/104 Bus, CN1 and CN2	
	PC/104-Plus PCI Bus, CN16	51
Chapter 4:	Configuring the cpuModule (BIOS Setup)	55
	Disabling Fail Safe Boot ROM	56
	Quick Boot Description	
	Configuring with the RTD Enhanced Award BIOS	
Chapter 5:	Using the cpuModule	59
	Memory Map	
	Input/Output Address Map	
	Hardware Interrupts	
	The RTD Enhanced Award BIOS	

	Thermal Throttling	.66
	Direct Hardware Control	.67
	Advanced Digital I/O Ports (aDIO)	.68
	Basic Interrupt Information for Programmers:	.74
	Watchdog Timer Control	
	Multi-Color LED	
	Real Time Clock and CMOS Memory	.81
	Parallel Port Control	
	Storing Applications On-board	
	Configuring the ATA/IDE Disk Chip Socket	.86
Chapter 6:	Hardware Reference	87
	Jumpers and Solder Jumper Settings	.88
	Onboard PCI Devices	
	Mechanical Dimensions	.94
	Processor Thermal Management	.95
Chapter 7:	Troubleshooting	97
	Common Problems and Solutions	.98
	Troubleshooting a PC/104 System	.101
	How to Obtain Technical Support	
Chapter 8.	Limited Warranty	103

Table Of Figures

CML147786CX Block Diagram	5
CML147786CX Basic Connector Locations	
CML147786CX Connector Locations	24
CML147786CX Jumper Locations - Top	
CML147786CX Jumper Locations - Bottom	90

Table Of Tables

Power Consumption	
CML147786CX Connectors	.25
Auxiliary Power Connector CN3	.26
Serial Port Base Address and IRQ Options	.28
Serial Port in RS-232 Mode	.28
RS-422 Serial Port Connections	.29
RS-485 Serial Port Connections	.29
Serial Port in RS-422/485 Mode	
multiPort Parallel Port Connector Pinout CN6	.31
multiPort Advanced Digital I/O Connector Pinout CN6	.32
multiPort Connector Floppy Pinout CN6	
Multifunction Connector CN5	
Keyboard Connector Pins on CN5	.36
VGA Video Connector CN18	.37
Supported Video Resolutions and BIOS Settings	.37
TTL Flat Panel Video Connector CN19	.38
EIDE Connector CN9	
ATA/IDE Disk Chip Socket U8	.41
Bus Mouse Connector CN4	.43
USB Connector CN17	.44
10/100 Base T and TX Connector CN20	.45
Audio Connector CN11	.46
PC/104 XT Bus Connector, CN1	.47
PC/104 AT Bus Connector, CN2	.48
PC/104 Bus Signals	.48
PC/104-Plus Bus Signal Assignments	.51
BIOS Setup Utility Keys	.58
First Megabyte Memory Map	.60
I/O Addresses Reserved for the cpuModule	.61
Hardware Interrupts Used on the cpuModule	.63
LED Colors	
Manual LED Colors	.80
Real Time Clock Registers	.81
Jumpers and Default Settings	.91
Solder Jumpers and Default Settings	.91
Onboard PCI Devices	.93

CHAPTER 1: INTRODUCTION

This manual is meant for users developing with the CML147786CX cpu-Module. It contains information on hardware and software of the cpu-Module.

READ THE SPECIFICATIONS FIRST.

The manual is organized as follows:

Chapter 1:	Introduction
	Introduces main features and specifications.
Chapter 2:	Getting Started
	Provides abbreviated instructions to get started.
Chapter 3:	Connecting the cpuModule
	Provides information on connecting the cpuModule to peripherals.
Chapter 4:	Configuring the cpuModule
	Provides information on configuring hardware and software.
Chapter 5:	Using the cpuModule
	Provides information needed to develop applications for the cpuModule. The chapter includes general information on the cpuModule, plus de- tailed information on storing applications and system functions, and us- ing utility programs.
Chapter 6:	Hardware Reference
	Lists jumpers and their locations and mechanical dimensions.
Chapter 7:	Troubleshooting
	Offers advice on debugging problems with your system.
Chapter 8:	Warranty

The CML147786CX cpuModule

The PC/104 cpuModules described in this manual are designed for industrial applications which require:

- software and hardware compatibility with the PC/AT world
- high-speed "number-crunching" operation
- low power consumption
- small physical dimensions
- high reliability
- good noise immunity

This cpuModule is highly integrated, combining all major functions of a PC/AT computer on one compact board. It integrates all primary I/O functions of a AT compatible computer:

- SVGA controller
- Analog SVGA output
- 18 bit Digital TFT Output
- UltraDMA 33/66/100 EIDE Controller
- a keyboard interface
- parallel port
- two versatile RS232/422/485 serial ports
- a Real Time Clock
- a speaker port
- a PS/2 mouse port
- two USB ports
- AC97 and Sound Blaster compatible audio port
- One twisted pair 10/100 Base T and TX connection based on an Intel 82559ER PHY

It also enhances standard AT-compatible computer systems by adding:

- ATA/IDE Disk Chip socket
- Non-volatile configuration without a battery
- Watchdog Timer
- Fail Safe Boot ROM
- A multiPort that can be configured as an ECP/EPP Parallel Port, 18 bit digital I/O, or Floppy Drive port

A simplified block diagram of the cpuModule is shown in Figure 1




Figure 1: CML147786CX Block Diagram

You can easily customize the cpuModule by stacking PC/104 modules such as video controllers, modems, LAN controllers, or analog and digital data acquisition modules. Stacking PC/104 modules on the cpuModule avoids expensive installations of backplanes and card cages and preserves the module's compactness.

RTD Enhanced Award BIOS is also implemented in the cpuModule. This BIOS supports ROM-DOSTM, MS-DOS, Linux, and Windows operating systems. Drivers in the BIOS allow booting from floppy disk, hard disk, ATA/IDE Disk Chip, or boot block flash, thus enabling the system to be used with traditional disk drives or non-mechanical drives.

The cpuModule and BIOS are also compatible with most real-time operating systems for PC compatible computers, although these may require creation of custom drivers to use the watchdog timer.

Specifications

CML147786CX

- Intel Celeron CPU with Twister-T Chipset
- 400 MHz to 650 MHz clock speed.
- 0.95/1.10 V processor supply (provided on-board)
- 32 kB L1 Cache
- 256 kB L2 Cache
- Math coprocessor
- 100 MHz Front Side Bus

Memory Configurations

- 66/100/133 MHz SDRAM (selectable in BIOS)
- Available Memory Sizes:
- 32MB
- 128MB
- 256MB
- 512MB

Video Controller

- AGP S3 Savage SVGA Controller
- Analog SVGA Output
- 18 bit TTL Digital TFT Output
- 2 / 4 / 8 / 16 / 32 MB Frame Buffer

DMA, Interrupts, Timers

- Six (6) DMA channels (8237 compatible)
- Fifteen (15) interrupt channels (8259 compatible)
- Three (3) counter/timers (8254 compatible)
- Advanced Programmable Interrupt Controller (APIC)

USB ports

- 2 USB 1.1 ports
- Boot to USB devices
- Floppy
- Hard Drive
- CD-ROM
- Flash Key
- ZIP Drive

Ultra-DMA 100/66/33 EIDE Controller

- Transfer rate up to 100M/sec using UltraDMA.
- Support ATAPI compliant devices including DVD drives.
- 48-bit LBA support for hard drives larger than 137 GB (Support up to 2.2 tera-Bytes)

Advanced Digital I/O (aDIO)

- Two 8 bit, TTL compatible, programmable Digital I/O Ports plus two Strobe inputs.
- One port is bit direction programmable and the other is byte direction programmable.
- Advanced Interrupt modes
- Interrupt on change
- Interrupt on match
- Interrupt on strobe

Watchdog Timer

- Selectable reset time-out of 2sec, 1sec, 0.75 sec., 0.50 sec.
- Can generate an interrupt after 1sec, 0.75 sec., 0.50 sec., 0.25 sec.
- Watchdog Refresh and Active registers are accessible from Window

Fail-safe Boot ROM

- Surface mount Flash chip that holds ROM-DOS[™]
- Provides an operating system with nothing else attached

ATA/IDE Disk Chip Socket

- 32 pin ATA/IDE Disk Chip Socket supports miniature ATA/IDE Flash Disk Chips
- Supports capacities up to 4GB¹
- Natively supported by all major operating systems

Peripherals

- Two serial ports software configurable for RS232/422/485
- Baud rates from 50 to 115200 baud.
- Parallel port with SPP, ECP, EPP capability and selectable interrupts and DMA channel
- PC/AT standard keyboard port
- A PS/2 mouse port
- PC speaker port
- Real Time Clock (requires user-supplied external battery for date and time backup)

BIOS

- RTD Enhanced Award BIOS
- User-configurable using built-in Setup program
- Nonvolatile configuration without a battery
- Can boot from floppy disk, hard disk, ATA/IDE Disk Chip, fail-safe boot ROM, or USB.

Connections

- AT bus, per PC/104 specifications (64-pin CN1, 40-pin CN2)
- PCI bus, per PC/104-Plus specifications (120-pin CN16)
- Auxiliary Power Connector (12-pin CN3)
- PS/2 Mouse Connector (4-pin CN4)
- Multifunction connector (10-pin CN5)
- multiPort connector (26-pin CN6)
- Serial port 1 connector (10-pin CN7)
- Serial port 2 connector (10-pin CN8)
- SVGA Monitor connector (10-pin CN18)
- TTL Flat Panel connector (30-pin CN19)
- Dual USB port connector(10-pin CN17)
- EIDE Hard Drive Connector (44-pin CN9)
- 10/100 Base T and TX connector(10-pin CN18)
- AC97 Audio input and output (10-pin CN11)
- CMOS Battery Connector (2-pin JP8)
- Fan Power Connectors (2-pin JP3 and JP7)

Physical Characteristics

- Dimensions: 4.25 x 3.850 x 0.6 inches (108.0 x 97.8 x 16mm)
- Weight (mass): 4.5 ounces (130 grams)
- PCB: 14-layer, mixed surface-mount and through-hole

^{1.} During the time of this manual's publication, 4GB was the largest available ATA/IDE Disk Chip capacity.

Operating environment

- Power supply: 5V +/- 5%, 20 Watts
- Operating temperature: -40 to +85 degrees C case (with proper cooling) See *Processor Thermal Management* on page 105
- Storage temperature: -55 to +125 degrees C.
- Operating relative humidity: 0 to 95%, non-condensing

Power Consumption

Exact power consumption depends on the peripherals connected to the board, the selected ATA/IDE Disk Chip configuration and the memory configuration.

The table below lists power consumption for typical configurations and clock speeds:

Module	Speed	RAM	Disk Chip	Consumption, Typical	Consumption Maximum
CML147786CX	400 MHz	32 - 512 MB	None	7.6 W	11.6 W
CML147786CX	650 MHz	32 - 512 MB	None	9.1 W	14.5 W

Table 1: Power Consumption

CHAPTER 2: GETTING STARTED

For many users, the factory configuration of the cpuModule can be used to get a PC/104 system operational. If you are one of these users, you can get your system up and running quickly by following a few simple steps described in this chapter. Briefly, these steps are:

- Connect power.
- Connect the utility cable.
- Connect a keyboard.
- Default BIOS Configuration
- Fail Safe Boot ROM
- Connect a VGA monitor to the SVGA connector.

Refer to the remainder of this chapter for details on each of these steps.

Basic Connector Locations

The following figure and table show the connectors used in this chapter




Figure 2: CML147786CX Basic Connector Locations

For a complete listing of connectors, please refer to Connector Locations on page 24.

Pin 1 of each connector is indicated by a square solder pad on the bottom of the PC board and a white square silk-
screened on the top of the board.

CML147786CX

Fail safe boot ROM

Fail Safe Boot ROM is supplied with the board. This feature is programmed into a surface mount flash chip. The programmed boot ROM is ROM-DOSTM. Fail Safe Boot ROM allows the system to boot without any attached storage devices. i.e. floppy, IDE, ATA/IDE Disk Chip. Installing jumper JP5 will force the cpuModule to use fail safe boot ROM, as well as load the default BIOS settings. This configuration allows you to boot to non-volatile onboard ROM-DOSTM.

Cable Kits

For maximum flexibility, cables are not provided with the cpuModule. You may wish to purchase our cable kit for the cpuModule.

The XK-CM43 cable kit contains the following:

- Utility Board Cable (keyboard, mouse, battery, reset, speaker, SVGA, COM ports, Multi-٠ Function Port)
- .
- ٠
- IDE Cable (for 3.5" Hard Drive) IDE Cable (for 2.5" Hard Drive) 10/100 base T and TX (10 Pin DIL TO RJ-45) ٠
- Audio Adapter (10 Pin DIL to 3 mini-jack connectors) ٠
- Power cable (DIL12 to wire leads) ٠
- Dual USB cable •

Connecting Power

WARNING!	If you improperly connect power, the module will almost
	certainly be <i>damaged</i> or <i>destroyed</i> . Such damage is not warranted! Please verify connections to the module <i>before</i>
	applying power.

Power is normally supplied to the cpuModule through the PC/104 bus, connectors CN1 and CN2. If you are placing the cpuModule onto a PC/104 stack that has a power supply, you do not need to make additional connections to supply power.

If you are using the cpuModule without a PC/104 stack or with a stack that does not include a power supply, refer to *Auxiliary Power CN3* on page 26 for more details.

Connecting the utility cable

The Multifunction connector, CN5, implements the following interfaces:

- AT keyboard
- Speaker output
- System reset input
- Battery input

To use these interfaces, you must connect to the Multifunction connector, making sure the orientation of pin 1 is correct. If you are using the Multifunction cable from our cable kit, the cable provides a small speaker, a 5-pin PS/2 connector for the keyboard, a push-button for resetting the PC/104 system, and a lithium battery to provide backup power to the Real Time Clock.

To connect individual devices to the Multifunction connector, please see *Multifunction Connector*, *CN5* on page 35.

Connecting a Keyboard

You may plug a PC/AT compatible keyboard directly into the circular DIN connector of the Multifunction cable in our cable kit. The cable kit uses a "mini-DIN," or PS/2 style keyboard connector.

NOTE!	Some older keyboards use a larger DIN connector; you will need an adapter to plug these keyboards into the cpuMod- ule.
	Older keyboards can be switched between PC/XT and AT operating modes, with the mode usually selected by a switch on the back or bottom of the keyboard. For correct operation with this cpuModule, you must select AT mode.

Connecting to the PC/104 Bus

The PC/104 bus connectors of the cpuModule are simply plugged onto a PC/104 stack to connect to other devices.

We recommend you follow the procedure below to ensure that stacking of the modules does not damage connectors or electronics.

Do not force the module onto the stack! Wiggling the mod- ule or applying too much pressure may damage it. If the
module does not readily press into place, remove it, check for bent pins or out-of-place keying pins, and try again.

- Turn off power to the PC/104 system or stack.
- Select and install standoffs to properly position the cpuModule on the PC/104 stack.
- Touch a grounded metal part of the rack to discharge any buildup of static electricity.
- Remove the cpuModule from its anti-static bag.
- Check that keying pins in the bus connector are properly positioned.
- Check the stacking order; make sure an XT bus card will not be placed between two AT bus cards or it will interrupt the AT bus signals.
- Hold the cpuModule by its edges and orient it so the bus connector pins line up with the matching connector on the stack.
- Gently and evenly press the cpuModule onto the PC/104 stack.

Connecting to the PC/104-Plus PCI Bus

The cpuModule is simply plugged onto a PC/104 stack. Other PC/104-*Plus* boards may then connect to the cpuModule's PC/104-*Plus* bus connector. Supplying power to the PCI bus is provided by the cpuModule.

We recommend you follow the procedure described for the PC/104 bus.

There are three additional considerations when using the PCI bus; PCI Bus signaling level, the slot selection switches on add in boards, and 3.3 volt power source for the expansion cards.

PCI Bus Signaling Levels

The PCI bus can operate at 3.3 or 5 volt signaling levels. This is controlled by solder blob jumper B1 and is configured at the factory for 3.3 volts from on board. If you desire to use 5 volt signaling, because you are connecting cards to the bus that require 5 volt signaling, you have to change the solder blob jumper B1. See *Jumpers and Solder Jumper Settings* on page 88 for details.

WARNING!	The bus can only operate as 3.3 Volt signaling OR 5 volt
	signaling, not both. You will have to ensure that all your ex-
	pansion card can operate together at a single signaling level.

Slot Selection Switches

Unlike PC/104 cards, PC/104 *Plus* expansion cards have a "slot" selection switch or jumpers. In total, there are 4 PCI cards that can be stacked onto the cpuModule with switch positions 0 through 3. The distance from the CPU determines these switch settings. The card closest to the CPU is said to be in slot 0, the next closest slot 1 and so on to the final card as slot 3.

This requirement means that all PC/104 <i>Plus</i> cards must be stacked either on the top or the bottom of the CPU, not on both sides
both sides.

The "slot" setting method may vary from manufacturer to manufacturer, but the concept is the same. The CPU is designed to provide the correct delay to the clock signals to compensate for the bus length. The correct switch setting ensures the proper clock delay setting, interrupt assignment, and bus grant/request channel assignment. Refer to the expansion board's manual for the proper settings. Each expansion card must be in a different slot.

PCI Bus Expansion Card Power

+5 *Volt DC*

The +5 volt power pins on the PC/104 Plus PCI bus are directly connected to the +5 volt pins on the PC/104 connector and the power connector CN3 (pins 2 and 8). +5 volt expansion boards can be powered directly from these pins.

+3.3 Volt DC

The default source for the +3.3 volt power pins on the PC/104 Plus PCI bus is the power connector CN3, or a PC/104 Plus power supply. The +3.3V can also be supplied from an on board power converter. The on-board +5 volt to +3.3 volt converter is capable of suppling a maximum of 2 Amps of 3.3 volts to the PCI bus. To use the on-board power supply, change solder blob B3. See *Jumpers and Solder Jumper Settings* on page 88 for details.

Booting the cpuModule for the First Time

You can now apply power to the cpuModule. You will see a greeting message from the VGA BIOS and then:

- the cpuModule BIOS version information
- a message requesting you press {Del.} to enter the Setup program

If you don't press {Del.}, the cpuModule will try to boot from the current settings.

If you press {Del.}, the cpuModule will enter Setup. Once you have configured the cpuModule using Setup, save your changes and reboot.

By default, boards are shipped with fail safe boot ROM enable.
When Fail Safe Boot ROM is enabled the system will boot to it exclusively.

Booting to Boot Block Flash with Fail Safe Boot ROM

The Fail Safe Boot ROM is a special build of ROM-DOSTM located inside a surface mounted Boot Block Flash chip that is memory mapped to the SSD window. Boot Block Flash is a write protected flash device that contains the BIOS and extra room where the Fail Safe Boot ROM is stored in the ROM DISK. The build is special because it can understand the ROM DISK format on the flash chip. Additionally, Fail Safe Boot ROM is an emergency interface accessible by an external computer. The ROM DISK contains REMDISK and REMSERVE for remote access to the system's disk drives. Due to the size of the flash chip, Fail Safe Boot ROM contains an abbreviated selection of the ROM-DOSTM utilities, however, the complete ROM-DOSTM is contained on a CD shipped with the board.

The purpose of the Fail Safe Boot ROM is to make the board bootable when the customer receives the cpuModule. Fail Safe Boot ROM can be used as an indicator of the board's functionality when booting problems arise with another operating system. This test can be accomplished by installing JP5. Installing JP5 forces the cpuModule to boot to Fail Safe Boot ROM, as well as load the default BIOS settings. The ROM DISK that contains the Fail Safe Boot ROM acts as an example of what can be programmed into the flash chip. Last, Fail Safe Boot ROM allows files to be transferred on or off the storage devices in the system by use of REMSERV and REMDISK, two ROM-DOSTM utilities.

If the user would need remote access to the system run REMSERV on the target system and REM-DISK on the host system. The end result would be that the storage devices on the target system would appear as additional drives on the host system. Information could then be transferred between hard disks by using a standard NULL Modem cable over a serial port. REMSERV makes the connection appear as an additional drive to the user. For details concerning this type of access, please refer to the ROM-DOSTM user's guide shipped with your board

NOTE!	By default, boards are shipped with fail safe boot ROM enable.
	When Fail Safe Boot ROM is enabled the system will boot to it exclusively.

The first time, your system will boot to the DOS prompt at the first available drive letter. If you do not intend to use REMSERV or REMDISK or you intend to boot from another device, you will need to disable Fail Safe Boot ROM. See the steps below for the method to disable it.

- Reset the system by either shutting it off and turning it on or by using the reset button.
- while the system is booting repeatedly press the DEL key to enter the BIOS setup.
- Choose INTEGRATED PERIPHERALS using the arrow keys and enter.
- Once in INTEGRATED PERIPHERALS set Fail Safe Boot ROM: Disabled

If You Misconfigure the cpuModule

It is possible that you may incorrectly configure the cpuModule using Setup. If this happens the correct procedure is:

- Start Re-booting the cpuModule.
- While the system is re-booting repeatedly press the {Del.} key until the cpuModule enters Setup.
- Change the parameters to correctly match your system.

If the above fails:

- Insert jumper JP5. This will force the cpuModule to boot using the default configuration.
- Boot the cpuModule.
- Press the {Del.} key to enter Setup, or allow the cpuModule to boot to Failsafe

For More Information

This chapter has been intended to get the typical user up and running quickly. If you need more details, please refer to the following chapters for more information on configuring and using the cpu-Module.

> Phone: 814-234-8087 Fax: 814-234-5218

RTD Embedded Technologies, Inc. 103 Innovation Blvd. State College PA 16803-0906 USA


Our website: www.rtd.com Our e-mail: techsupport@rtd.com

CHAPTER 3: CONNECTING THE CPUMODULE

This chapter contains necessary information for any of the connectors on the cpuModule.

Connector Locations

The figure and table below show all connectors and the ATA/IDE Disk Chip sockets of the cpuModule.





CML147786CX

Connector	Function	Size
CN1	PC/104 XT Bus	64 Pin, 0.1 inch
CN2	PC/104 AT Bus	40 Pin, 0.1 inch
CN3	Auxiliary Power	12 pin, 0.1 inch
CN4	Bus Mouse	4 pin, 0.1 inch
CN5	Multifunction	10 pin, 2mm
CN6	multiPort	26 pin, 2mm
CN7	Serial port 1	10 pin, 2mm
CN8	Serial port 2	10 pin, 2mm
CN9	EIDE Connector	44 pin, 2mm
CN11	Audio connector	10 pin, 2mm
CN16	PC/104-Plus PCI Bus	120 pin, 2mm
CN17	2 USB ports	10 pin, 2mm
CN18	Video	10 pin, 2mm
CN19	Flat Panel Video	30 pin, 2mm
CN20	10/100 Base T and TX	10 pin, 2mm
U8	ATA/IDE Disk Chip Socket	32 pin
JP3	Switched Fan Power (1=5V, 2=GND)	2 Pin, 2mm
JP4	Disk Chip Power (1-2 = 5V, 2-3 = 3.3V)	3 Pin, 2mm
JP7	Continuous Fan Power (1=5V, 2=GND)	2 Pin, 2mm
JP8	RTC Battery (1=Vbatt, 2=GND)	2 Pin, 2mm

Table 2: CML147786CX Connectors

Auxiliary Power CN3

If you improperly connect power, the module will almost
certainly be destroyed. Please verify power connections to
the module <i>before</i> applying power.

The power supply can be conveyed to the module either through the PC/104 *Plus* bus (CN1, CN2, CN16) or through the Auxiliary Power Connector, CN3. The cpuModule only uses +5 VDC and ground. +12 VDC, -12 VDC and -5 VDC may be required on other PC/104 boards in the system.

Pin	Signal	Function
1	GND	Ground
2	+5 V	+5 Volts DC
3	N/C	Not Connected
4	+12 V	+12 Volts DC
5	-5 V	-5 Volts DC
6	-12 V	-12 Volts DC
7	GND	Ground
8	+5 V	+5 Volts DC
9	GND	Ground
10	+3.3 V	See Note
11	N/C	Not Connected
12	+3.3 V	See Note

Table 3: Auxiliary Power Connector CN3

NOTE!	The +3.3V pins (10 and 12) on the auxiliary power connector (CN3) are connected to the +3.3V pins of the PC/104- <i>Plus</i> bus by default. These pins are also configured to supply +3.3V to FP_VCC on the Flat Panel Video connector (CN19).
	For more information on configuring the +3.3V pins on the auxiliary power connector (CN3), the Flat Panel Video connector (CN19), or the PCI bus connector (CN16), contact RTD Technical Support.

Insufficient current supply will prevent your cpuModule from booting. The gauge and length of the wire used for connecting power to the cpuModule must be taken into consideration. Some power connectors have clip leads on them and may have significant resistance. Make sure that the input voltage does not drop below 4.8V at the 5V power pins. A good rule of thumb is to use wire that can supply twice the power your system requires.

-5 VDC, +12 VDC and -12 VDC voltages are not used by
the module, but are connected to the PC/104 bus connectors
CN1 and CN2.

Facing the connector pins, the pinout of the Auxiliary Power connector is:

11	9	7	5	3	1
N/C	GND	GND	-5V	N/C	GND
3.3 V	3.3 V	+5V	-12V	+12V	+5V
12	10	8	6	4	2

NOTE!	Connect two separate wires to the $+5V$ pins (2 and 8) on the power connector to ensure a good power supply. We rec- ommend that no less than 18 gauge wire be used and the length of this wire should not exceed 3 ft. Always measure the voltage drop from your power supply to the power pins on the cpuModule. The voltage at pins (2 and 8) should be +5V.
-------	---

Serial Ports, CN7 and CN8

The two serial ports are implemented on connectors CN7 and CN8 respectively. Each port is normally configured as a PC compatible full-duplex RS232 port, but you may use the Setup program to re-configure it is as full-duplex RS422 or half-duplex RS485. The I/O address and corresponding interrupt must also be selected using Setup. The available I/O addresses and the corresponding interrupts are shown in the following table

I/O Address	IRQ
03F8H	IRQ4
02F8H	IRQ3
03E8H	IRQ4
02E8H	IRQ3

Table 4: Serial Port Base Address and IRQ Options

Serial Port UART

The serial port is implemented with a 16550-compatible UART (Universal Asynchronous Receiver/ Transmitter). This UART is capable of baud rates up to 115.2 kbaud in 16450 and 16550A compatible mode, and includes a 16-byte FIFO. Please refer to any standard PC-AT hardware reference for the register map of the UART.

RS232 Serial Port (Default)

The full-duplex RS232 mode is the default setting on the cpuModule. With this mode enabled, the serial port connector must be connected to RS232 compatible devices. The following table gives the connector pinout and shows how to connect to an external serial connector, either DB25 or DB9 compatible.

Pin	Signal	Function	in/out	DB25	DB9
1	DCD	Data Carrier Detect	in	8	1
2	DSR	Data Set Ready	in	6	6
3	RXD	Receive Data	in	3	2
4	RTS	Request To Send	out	4	7
5	TXD	Transmit data	out	2	3
6	CTS	Clear To Send	in	5	8
7	DTR	Data Terminal Ready	out	20	4
8	RI	Ring Indicate	in	22	9
9,10	GND	Signal Ground		7	5

Table 5: Serial Port in RS-232 Mode	Table :	5:	Serial	Port in	RS-232	Mode
-------------------------------------	----------------	----	--------	---------	---------------	------

Facing the serial port's connector pins, the pinout is:

9	7	5	3	1
GND	DTR	TXD	RXD	DCD
GND	RI	CTS	RTS	DSR
10	8	6	4	2

RS422 or RS485 Serial Port

You may use BIOS Setup to configure the serial port as RS422 or RS485. In this case, you must connect the serial port to an RS422 or RS485 compatible device.

When using RS422 or RS485 mode, you can use the port in either half-duplex (two-wire) or fullduplex (four-wire) configurations. For half-duplex (2-wire) operation, you must connect RXD+ to TXD+, and connect RXD- to TXD-.

NOTE!	A 120 ohm termination resistors is provided on the cpuModule. Termi- nation is usually necessary on all RS422 receivers and at the ends of the RS485 bus.
	If the termination resistor is required, it can be enabled by closing jumper JP1 for Serial Port 1, or JP2 for Serial Port 2.

When using full-duplex (typically in RS-422 mode) connect the ports as shown in the table below.

Port 1	Port 2
RXD+	TXD+
TXD+	RXD+
RXD-	TXD-
TXD-	RXD-

Table 6: RS-422 Serial Port Connections

When using half-duplex in RS-485 connect the ports as shown in the table below.

From	То
Port 1 TXD+	Port 1 RXD+
Port 1 TXD-	Port 1 RXD-
Port 1 TXD+	Port 2 RXD+
Port 1 RXD-	Port 2 TXD-

RS422 and RS485 Mode Pinout

The following table gives the pinout of the serial port connector when RS422 or RS485 modes are enabled.

Pin	Signal	Function	in/out	DB9
1		Reserved		1
2		Reserved		6
3	RXD-	Receive Data (-)	in	2
4	TXD+	Transmit Data (+)	out	7
5	TXD-	Transmit Data (-)	out	3
6	RXD+	Receive Data (+)	in	8
7		Reserved		4
8		Reserved		9
9,10	GND	Signal ground	out	5

Table 8: Serial Port in RS-422/485 Mode

Facing the serial port connector, the pinout is:

9	7	5	3	1
GND	Rsvd	TXD-	RXD-	Rsvd
GND	Rsvd	RXD+	TXD+	Rsvd
10	8	6	4	2

NOTE!	when using RS485 Mode
	When using the serial port in RS485 mode, the serial transmitters are enabled and disabled under software control. The transmitters are en- abled by manipulating the Request To Send (RTS*) signal of the serial port controller. This signal is controlled by writing bit 1 of the Modem Control Register (MCR) as follows:
	 If MCR bit 1 = 1, then RTS* = 0, and serial transmitters are disabled If MCR bit 1 = 0, then RTS* = 1, and serial transmitters are enabled
	For more information on the serial port registers, including the MCR, please refer to a standard PC-AT hardware reference for the 16550-type UART.

multiPort, CN6 - Parallel Port Mode

The parallel port is available on connector CN6. Make sure the BIOS setup sets the multiPort to parallel port. You can use the BIOS Setup to select the parallel port's address, associated interrupt, and choose between its operational modes (SPP, ECP, EPP 1.7 and EPP 1.9).

The pinout of the connector allows a ribbon cable to directly connect it to a DB25 connector, thus providing a standard PC compatible port.

The following tables lists the parallel port signals and explains how to connect it to a DB25 connector to obtain a PC compatible port.

NOTE!	For correct operation, keep the length of the cable connect-
	ing the cpuModule and parallel device less than 3 meters
	(10 feet).

1STBStrobe Dataout12AFDAutofeedout143PD0Printer Data 0 (LSB)out24ERRPrinter Errorin155PD1Parallel Data 1out36INITInitialize printerout167PD2Printer Data 2out48SLINSelect printerout179PD3Printer Data 3out510GNDSignal ground1811PD4Printer Data 4out612GNDSignal ground1913PD5Printer Data 5out714GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein1326RSVReserved-Do Not Connect	Pin	Signal	Function	in/out	DB25
3PD0Printer Data 0 (LSB)out24ERRPrinter Errorin155PD1Parallel Data 1out36INITInitialize printerout167PD2Printer Data 2out48SLINSelect printerout179PD3Printer Data 3out510GNDSignal ground1811PD4Printer Data 4out612GNDSignal ground1913PD5Printer Data 5out714GNDSignal ground2015PD6Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	1	STB	Strobe Data	out	1
4ERRPrinter Errorin155PD1Parallel Data 1out36INITInitialize printerout167PD2Printer Data 2out48SLINSelect printerout179PD3Printer Data 3out510GNDSignal ground1811PD4Printer Data 4out612GNDSignal ground1913PD5Printer Data 5out714GNDSignal ground2015PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	2	AFD	Autofeed	out	14
5PD1Parallel Data 1out36INITInitialize printerout167PD2Printer Data 2out48SLINSelect printerout179PD3Printer Data 3out510GNDSignal ground1811PD4Printer Data 4out612GNDSignal ground1913PD5Printer Data 5out714GNDSignal ground2015PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	3	PD0	Printer Data 0 (LSB)	out	2
6INITInitialize printerout167PD2Printer Data 2out48SLINSelect printerout179PD3Printer Data 3out510GNDSignal ground1811PD4Printer Data 4out612GNDSignal ground1913PD5Printer Data 5out714GNDSignal ground2015PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	4	ERR	Printer Error	in	15
7PD2Printer Data 2out48SLINSelect printerout179PD3Printer Data 3out510GNDSignal ground1811PD4Printer Data 4out612GNDSignal ground1913PD5Printer Data 5out714GNDSignal ground2015PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	5	PD1	Parallel Data 1	out	3
8SLINSelect printerout179PD3Printer Data 3out510GNDSignal ground1811PD4Printer Data 4out612GNDSignal ground1913PD5Printer Data 5out714GNDSignal ground2015PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	6	INIT	Initialize printer	out	16
9PD3Printer Data 3out510GNDSignal ground1811PD4Printer Data 4out612GNDSignal ground1913PD5Printer Data 5out714GNDSignal ground2015PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	7	PD2	Printer Data 2	out	4
10GNDSignal ground1811PD4Printer Data 4out612GNDSignal ground1913PD5Printer Data 5out714GNDSignal ground2015PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	8	SLIN	Select printer	out	17
11PD4Printer Data 4out612GNDSignal ground1913PD5Printer Data 5out714GNDSignal ground2015PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	9	PD3	Printer Data 3	out	5
12GNDSignal ground1913PD5Printer Data 5out714GNDSignal ground2015PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	10	GND	Signal ground		18
13PD5Printer Data 5out714GNDSignal ground2015PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	11	PD4	Printer Data 4	out	6
14GNDSignal ground2015PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	12	GND	Signal ground		19
15PD6Printer Data 6out816GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	13	PD5	Printer Data 5	out	7
16GNDSignal ground2117PD7Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	14	GND	Signal ground		20
17PD7Printer Data 7 (MSB)out918GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	15	PD6	Printer Data 6	out	8
18GNDSignal ground2219ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	16	GND	Signal ground		21
19ACKAcknowledgein1020GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	17	PD7	Printer Data 7 (MSB)	out	9
20GNDSignal ground2321BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	18	GND	Signal ground		22
21BSYBusyin1122GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	19	ACK	Acknowledge	in	10
22GNDSignal ground2423PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	20	GND	Signal ground		23
23PEPaper Endin1224GNDSignal ground2525SLCTReady To Receivein13	21	BSY	Busy	in	11
24GNDSignal ground2525SLCTReady To Receivein13	22	GND	Signal ground		24
25 SLCT Ready To Receive in 13	23	PE	Paper End	in	12
	24	GND	Signal ground		25
26 RSV Reserved-Do Not Connect	25	SLCT	Ready To Receive	in	13
	26	RSV	Reserved-Do Not Connect		

Table 9: multiPort Parallel Port Connector Pinout CN6

multiPort, CN6 - aDIO Mode

Pin 1 is indicated by a square solder pad on the pin. This connector is located on the edge of the cpuModule along the PC/104 bus.

CN6 Pin	Function	DB25
1	strobe 0	1
2	P0-4	14
3	P1-0	2
4	P0-5	15
5	P1-1	3
6	P0-6	16
7	P1-2	4
8	P0-7	17
9	P1-3	5
10	strobe 1	18
11	P1-4	6
12	GND	19
13	P1-5	7
14	GND	20
15	P1-6	8
16	GND	21
17	P1-7	9
18	GND	22
19	P0-0	10
20	GND	23
21	P0-1	11
22	GND	24
23	P0-2	12
24	GND	25
25	P0-3	13
26	Reserved	Do not connect

Table 10: multiPort Advanced Digital I/O Connector Pinout CN6

multiPort, CN6 - Floppy Controller Mode

The MultiPort can be configured to be a floppy drive controller. This is selected in the BIOS Setup under Integrated Peripherals. Only one floppy drive can be connected to the MultiPort, and it is configured as the second drive.

NOTE!	 To boot the CPU from the MultiPort Floppy, the following steps must be taken: Drive A must be set to "1.44 MB" in the "Standard CMOS Settings" section of BIOS Setup. Onboard MultiPort set to "Floppy" in the "Integrated Peripherals" section of BIOS Setup. Swap Floppy Drive set to "Enabled" in the "Advanced BIOS Features" section of BIOS Setup. First Boot Device set to "Floppy" in the "Advanced BIOS Features" section of BIOS Setup.
	110

Pin 1 is indicated by a square solder pad on the pin. This connector is located on the edge of the cpuModule along the PC/104 bus. The following table shows the pin assignments to connect a floppy drive to the multiPort.

CN6 Pin	Function	DB25	Floppy Drive Pin
1	-	1	-
2	DR0	14	2
3	INDEX#	2	8 *
4	HDSEL#	15	32
5	TRK0#	3	26 *
6	DIR#	16	18
7	WRTPRT#	4	28 *
8	STEP#	17	20
9	RDATA#	5	30 *
10	GND	18	
11	DSKCHG	6	34 *
12	GND	19	odd pins
13	-	7	
14	GND	20	odd pins
15	-	8	
16	GND	21	odd pins
17	-	9	
18	GND	22	odd pins
19	DS1#	10	12
20	GND	23	odd pins
21	MTR#	11	16
22	GND	24	odd pins
23	WDATA#	12	22

Table 11: multiPort Connector Floppy Pinout CN6

24	GND	25	odd pins
25	WGATE#	13	24
26	+5V	-	

 Table 11: multiPort Connector Floppy Pinout CN6 (Continued)

* These signals must be pulled to 5V with separate 470 Ohm resistors

Multifunction Connector, CN5

The Multifunction connector implements the following functions:

- Speaker output
- AT keyboard
- System reset input
- Battery Input

The following table gives the pinout of the Multifunction connector.

Pin	Signal	Function	in/out
1	SPKR+	Speaker output (open collec- tor)	out
2	SPKR-	Speaker output (+5 volts)	out
3	RESET#	Manual push button reset	in
4	PWRSW#	Power / Standby Switch	
5	KBD	Keyboard Data	in
6	КВС	Keyboard Clock	out
7	GND	Ground	
8	KBP	Keyboard Power (+5 volts)	out
9	BAT	Battery input	in
10		Not Connected	

 Table 12: Multifunction Connector CN5

Facing the connector pins, the pinout is:

9	7	5	3	1
BAT	GND	KBD	RESET	SPKR+
	KBP	KBC		SPKR-
10	8	6	4	2

Speaker

A speaker output is available on pins 1 and 2 of the Multifunction connector. These outputs are controlled by a transistor to supply 0.1 watt of power to an external speaker. The external speaker should have 8 ohm impedance and be connected between pins 1 and 2.

Keyboard

An AT compatible keyboard can be connected to the Multifunction connector. Usually PC keyboards come with a cable ending with a 5-pin male PS/2 connector. The following table lists the relationship between the Multifunction connector pins and a standard PS/2 keyboard connector.

Pin	Signal	Function	PS/2
5	KBD	Keyboard Data	1
6	KBC	Keyboard Clock	5
7	GND	Ground	3
8	KBP	Keyboard Power (+5 Volts)	4

Table 13: Keyboard Connector Pins on CN5

System Reset

Pin 3 of the multifunction connector allows connection of an external push-button to manually reset the system. The push-button should be normally open, and connect to ground when pushed.

Power Switch

Pin 4 of the multifunction connector allows connection of an external push-button switch to act as an ATX power switch, or standby switch. The push-button should be normally open, and connect to ground when pushed.

Battery

Pin 9 of the multifunction connector is the connection for an external backup battery (in the range 2.40 V to 4.15 V; typically 3.0 or 3.6 V). This battery is used by the cpuModule when system power is removed, to preserve the date and time in the Real Time Clock.

VGA Video Connector, CN18

The following table gives the pinout of the video connector.

Pin	Signal	Function	in/out	DB15
1	VSYNC	Vertical Sync	out	14
2	HSYNC	Horizontal Sync	out	13
3	DDCSCL	Monitor communications clock	in/out	15
4	RED	Red analog output	out	1
5	DDCSDA	Monitor communications data	bidir	12
6	GREEN	Green analog output	out	2
7	DDC_5V	+5V for Monitor Communica- tions (2A fuse)	out	nc
8	BLUE	Blue analog output	out	3
9	GND	Ground	out	5-7
10	GND	Ground	out	8,10

Table 14: VGA Video Connector CN18

Facing the connector pins of CN18, the pinout is:

9	7	5	3	1
GND	DDC_5V	DDCSDA	DDCSCL	VSYNC
GND	BLUE	GREEN	RED	HSYNC
10	8	6	4	2

Table 15: Supported Video Resolutions and BIOS Settings

Resolution	Colors Bits	Minimum Frame Buffer Size
640 x 480	8/16/32	2 MB
800 x 600	8/16	2 MB
800 x 600	32	4 MB
1024 x 768	8/16	2 MB
1024 x 768	32	4 MB
1280 x 1024	8	2 MB
1280 x 1024	16	4 MB
1280 x 1024	32	8 MB
1600 x 1200	8/16	8 MB

TTL Flat Panel Video Connector, CN19

The following table gives the pinout of the flat panel video connector. FP_VCC can be either 5V or 3V, and is selected with JP10. FP_VBKLT can be either 5V or 12V, and can be selected with JP9. See *Jumpers and Solder Jumper Settings* on page 88 for more details.

Pin	Signal	Function	in/out
1	FP_VCC ^a	Power for flat panel electronics	out
2	FP_VBKLT	Power for flat panel backlight	out
3	FP_VDDEN	Enable for flat panel power	out
4	FP_ENABLK	Enable for Backlight Power	out
5	GND	Ground	GND
6	FP_DISPEN	Display Enable	out
7	GND	Ground	GND
8	FP_HSYNC	Horizontal Sync	out
9	FP_VSYNC	Vertical Sync	out
10	GND	Ground	GND
11	FP_CLK	Clock	out
12	GND	Ground	GND
13	FP_BLUE0	Blue bit 0 (LSB)	out
14	FP_BLUE1	Blue bit 1	out
15	FP_BLUE2	Blue bit 2	out
16	FP_BLUE3	Blue bit 3	out
17	FP_BLUE4	Blue bit 4	out
18	FP_BLUE5	Blue bit 5 (MSB)	out
19	FP_GREEN0	Green bit 0 (LSB)	out
20	FP_GREEN1	Green bit 1	out
21	FP_GREEN2	Green bit 2	out
22	FP_GREEN3	Green bit 3	out
23	FP_GREEN4	Green bit 4	out
24	FP_GREEN5	Green bit 5 (MSB)	out
25	FP_RED0	Red bit 0 (LSB)	out
26	FP_RED1	Red bit 1	out
27	FP_RED2	Red bit 2	out
28	FP_RED3	Red bit 3	out
29	FP_RED4	Red bit 4	out
30	FP_RED5	Red bit 5 (MSB)	out

Table 16: TTL Flat Panel Video Connector CN19

a. When JP10 is configured for +3.3V, FP_VCC is sourced from the auxiliary power connector (CN3) or PC/104-*Plus* connector (CN16)

EIDE Connector, CN9

The EIDE connector is a 44-pin, 2mm connector that can connect to a variety of EIDE or IDE devices. The connector provides all signals and power needed to use a 2.5" form factor (laptop) hard drive. Also, the first 40 pins of the connector provide all of the signals needed to interface to a 3.5" or 5" form factor hard drive, CD-ROM drive, or other EIDE device. The larger form factors use a 40-pin, 0.1 inch spacing connector, so an adapter cable or adapter board is needed.

In order to use faster than UDMA Mode 2 (Ultra ATA/33), an 80 conductor cable is required. The BIOS automatically detects the presence of an 80 conductor cable. To connect to an 80 conductor cable to CN12, and adapter board is required.

Pin	Signal
1	RESET-
2	Ground
3	DD7
4	DD8
5	DD6
6	DD9
7	DD5
8	DD10
9	DD4
10	DD11
11	DD3
12	DD12
13	DD2
14	DD13
15	DD1
16	DD14
17	DD0
18	DD15
19	Ground
20	N.C.)
21	DMARQ
22	Ground
23	DIOW-:STOP
24	Ground
25	DIOR-:HDMARDY-:HSTROBE
26	Ground
27	IORDY:DDMARDY-:DSTROB
28	CSEL
29	DMACK-
30	Ground
31	INTRQ
32	N.C
33	DA1
34	PDIAGDA0
35	N.C
36	DA2

 Table 17: EIDE Connector CN9

37	CS0-
38	CS1-
39	DASP-
40	Ground
41	+5V(logic)
42	+5V(motor)
43	Ground
44	N.C.

 Table 17: EIDE Connector CN9 (Continued)

ATA/IDE Disk Chip Socket, U8

The ATA/IDE Disk Chip socket is a 32-pin socket that supports +3.3V or +5V miniature ATA/IDE flash disk chips. The socket allows a true IDE device to be attached to the board with either a socketed or soldered connection. Such true IDE devices are supported by all major operating systems, and do not require special drivers.

The ATA/IDE Disk Chip socket does not support conven- tional SSD memory devices or devices that install as a BIOS extension (such as the M-Systems DiskOnChip®). If such a device is installed, the cpuModule will almost cer- tainly be destroyed.
tainly be destroyed.

Pin	Signal	Pin	Signal
1	RESET#	17	VDD ^b
2	D7	18	D8
3	D6	19	D9
4	D5	20	D10
5	D4	21	D11
6	D3	22	D12
7	D2	23	D13
8	D1	24	D14
9	D0	25	D15
10	DMARQ/WP#	26	IOWR#
11	IORD#	27	DMACK/CSEL
12	INTRQ	28	IOCS16#
13	A1	29	PDIAG#
14	A0	30	A2
15	CS1FX#	31	CS3FX#
16	GND	32	DASP#

 Table 18
 ATA/IDE Disk Chip Socket U8^a

a. Signals marked with (#) are active low.

b. VDD may be set to +3.3V or +5V with jumper JP4

Installing and Configuring the ATA/IDE Disk Chip

To ensure proper installation and of the ATA/IDE Disk Chip, follow the following configuration steps. Note that the first few steps must be performed **before installing the Disk Chip**.

- Before installing the ATA/IDE Disk Chip in the Disk Chip Socket (U16), specify the Disk Chip supply voltage by setting jumper JP4 to select either +3.3V or +5V. Refer to page 88 for more details.
- Next, apply power to the system, and press the delete key repeatedly to enter the BIOS setup screen. Once in the BIOS, specify the following settings:
 - Enable the cpuModule's secondary IDE channel.
 - Specify the IDE mode of the ATA/IDE Disk Chip. For more information on the supported IDE modes, refer to page 86.
 - Save the settings in the BIOS setup

• Remove power from the system.

The preceding steps should be performed before installing the Disk Chip in the ATA/IDE Disk Chip Socket. These steps ensure that the system is properly configured for the correct device and supply voltage, so neither the Disk Chip or cpuModule are damaged
or cpuModule are damaged.

- Insert the Disk Chip in the ATA/IDE Disk Chip Socket aligning pin 1 with the square solder pad on the board.
- Apply power to the system
- Re-enter the BIOS and set the boot order of the system accordingly.

Bus Mouse Connector, CN4

The following table gives the pinout of the Bus Mouse connector.

Pin	Signal	Function	in/out
1	+5 V	+5 Volts	out
2	GND	Ground	out
3	MCLK	Mouse Clock	out
4	MDAT	Mouse Data	bidir

Table 19: Bus Mouse Connector CN4

Facing the connector pins, the pinout is:

3	1
MCLK	+5 V
MDAT	GND
4	2

USB Connector, CN17

Two USB 1.1 compliant ports are available on CN17. The following table gives the pinout of the USB connector.

9 PIN D Pin	10 PIN DIL Pin	Signal	Function	in/out
1	1	VCC1	Supply 5V to USB1	out
6	2	VCC2	Supply 5V to USB2	out
2	3	DATA1-	Bi-directional data line for USB1	in/out
7	4	DATA2-	Bi-directional data line for USB2	in/out
3	5	DATA1+	Bi-directional data line for USB1	in/out
8	6	DATA2+	Bi-directional data line for USB2	in/out
4	7	GRND	Signal Ground	out
9	8	GRND	Signal Ground	out
5	9	GRND	Signal Ground	out
	10	GRND	Signal Ground	out

Table 20: USB Connector CN17

Facing the connector pins, the pinout is

9	7	5	3	1
GRND	GRND	DATA1+	DATA1-	VCC1
GRND	GRND	DATA2+	DATA2-	VCC2
10	8	6	4	2

10/100 Base T and TX Connector, CN20

The functionality of this port is based on the INTEL 82559ER Fast Ethernet PCI controller. The following table gives the pinout of CN18. The Ethernet controller can be disabled in the BIOS Setup.

RJ45 Pin	10 PIN DIL Pin	Signal	Function	in/out
3	1	RX+	Receive +	In
6	2	RX-	Receive -	In
1	5	TX+	Transmit +	Out
2	6	TX-	Transmit -	Out
4	3	СТ	Termination connected to pin 4	
5	4	СТ	Termination connected to pin 3	
7	7	СТ	Termination connected to pin 8	
8	8	СТ	Termination connected to pin 7	
	9	AGND	Ground	
	10	AGND	Ground	

Table 21: 10/100 Base T and TX Connector CN20

Facing the connector the pinout is depicted below

9	7	5	3	1
AGND	СТ	TX+	СТ	RX+
AGND	CT	TX-	СТ	RX-
10	8	6	4	2

Audio, CN11

An audio port is available on CN11. This is an full featured, AC97 compliant port that also provides for Sound Blaster compatibility. It provides a mono microphone input, stereo line level input, and a stereo output that can be configured as line level or headphone level. The output is configured in the BIOS setup utility (see *Configuring with the RTD Enhanced Award BIOS* on page 58). When used as a headphone output, it will drive 32 Ohm speaker at 50mW.

The line input is a pseudo-differential input. A separate ground is provided to reference the left and right channel. This ground must be externally attached to signal ground. For best results, connect the line input ground to signal ground at the signal source. The will eliminate any common mode noise between the source and the cpuModule.

10 PIN DIL Pin	Signal	Function	in/out
1	MIC_VREF	2.2V Supply to bias micro- phones. 5mA max.	pwr
2	MIC_IN	Microphone input. 1V RMS or 0.1V RMS.	in
3	GND	Signal GND	gnd
4	LINE_IN_LEFT	Line level input for left chan- nel. 1V RMS nominal.	in/out
5	LINE_IN_GND	Signal GND input for line in- put. THIS MUST BE CON- NECTED TO GND. For best results, connect to GND at the signal source	in
6	LINE_IN_RIGHT	Line level input for right channel. 1V RMS nominal.	in/out
7	GND	Signal Ground	out
8	OUTPUT_LEFT	Left channel output. Select- able as line level (1V RMS) or headphone.	out
9	GND	Signal Ground	out
10	OUTPUT RIGHT	Left channel output. Select- able as line level (1V RMS) or headphone.	out

Table 22: Audio Connector CN11

Facing the connector pins, the pinout is

9	7	5	3	1
GND	GND	LINE_IN_GND	GND	MIC_VREF
OUT_R	OUT_L	LINE_IN_R	LINE_IN_L	MIC_IN
10	8	6	4	2

PC/104 Bus, CN1 and CN2

Connectors CN1 and CN2 carry signals of the PC/104 bus; these signals match definitions of the IEEE 1284 standard. The following tables list the pinouts of the PC/104 bus connectors.

The following table lists the signals of the XT portion of the PC/104 bus (see Notes below AT Bus table).

Pin	Row A	Row B
1	N.C.	0V
2	SD7	RESETDRV
3	SD6	+5V
4	SD5	IRQ2
5	SD4	-5V
6	SD3	DRQ2
7	SD2	-12V
8	SD1	N.C.
9	SD0	+12V
10	IOCHRDY	(Keying pin)
11	AEN	SMEMW*
12	SA19	SMEMR*
13	SA18	IOW*
14	SA17	IOR*
15	SA16	DACK3*
16	SA15	DRQ3
17	SA14	DACK1*
18	SA13	DRQ1
19	SA12	REFRESH*
20	SA11	SYSCLK
21	SA10	IRQ7
22	SA9	IRQ6
23	SA8	IRQ5
24	SA7	IRQ4
25	SA6	IRQ3
26	SA5	DACK2*
27	SA4	TC
28	SA3	BALE
29	SA2	+5V
30	SA1	OSC
31	SA0	0V
32	0V	0V

Table 23: PC/104 XT Bus Connector, CN1

The following table lists signals of the AT portion of the PC/104 bus.

Pin	Row C	Row D
0	0V	0V
1	SBHE*	MEMCS16*
2	LA23	IOCS16*
3	LA22	IRQ10
4	LA21	IRQ11
5	LA20	IRQ12
6	LA19	IRQ15
7	LA18	IRQ14
8	LA17	DACK0*
9	MEMR*	DRQ0
10	MEMW*	DACK5*
11	SD8	DRQ5
12	SD9	DACK6*
13	SD10	DRQ6
14	SD11	DACK7*
15	SD12	DRQ7
16	SD13	+5V*
17	SD14	MASTER*
18	SD15	0V
19	(Keying pin)	0V

Table 24: PC/104 AT Bus Connector, CN2

Notes:

•ISA bus refresh is not supported by this cpuModule.

•ISA Masters are not supported by this cpuModule

•Keying pin positions have the pin cut on the bottom of the board and the hole plugged in the connector to prevent misalignment of stacked modules. This is a feature of the PC/104 specification and should be implemented on all mating PC/104 modules.

•Signals marked with (*) are active-low.

•All bus lines can drive a maximum current of 4 mA at TTL voltage levels.

PC/104 Bus Signals

The following table contains brief descriptions of the PC/104 bus signals.

Signal	I/O	Description
AEN	0	Address ENable: when this line is active (high), it means a DMA trans- fer is being performed, and therefore, the DMA controller has control over the data bus, the address bus, and the control lines.
BALE	0	Bus Address Latch Enable, active high. When active, it indicates that address lines SA0 to SA19 are valid.

Table 25: PC/104 Bus Signals

Table 25: PC/104 Bus Signals

DACKx*	0	DMA ACKnowledge x=0-7, active low, used to acknowledge DMA requests.	
DRQx	I	DMA Request x=0-7: these are asynchronous lines used by peripheral devices to request DMA service. They have increasing priority from DRQ0 up to DRQ7. A DMA request is performed by setting the DRQ line high and keeping it high until the corresponding DACK line is activated.	
ENDXFR*	I/O	This is the only synchronous signal of the PC/104 bus and it is active low. It indicates that the current bus cycle must be performed with 0 wait states. It is used only for 16-bit boards.	
IOCHCHK*	Ι	I/O Channel Check, active low, indicates an error condition that cannot be corrected.	
IOCHRDY	Ι	I/O Channel Ready: this line, usually high (ready) is pulled to a low lev- el by devices which need longer bus cycles.	
IOCS16*	Ι	I/O Chip Select 16-bit: this line, active low, is controlled by devices mapped in the I/O address space. It indicates they have a 16-bit bus width.	
IOR*	0	I/O Read, active low, indicates when the devices present on the bus can send their information on the data bus.	
IOW*	0	I/O Write, active low. When active, it allows the peripheral devices to read data present on the data bus.	
IRQx	I	Interrupt Request: $x = 2$ to 15, active on rising edge. IRQ15 has top priority; the other lines have decreasing priority starting from IRQ14 down to IRQ2. An interrupt request is performed by changing the level of the corresponding line from low to high and keeping it high until the microprocessor has recognized it.	
KEY	N/A	These locations contain mechanical keying pins to help prevent incorrect connector insertion.	
LA23-LA17	0	These signals select a 128kbyte window in the 16Mbyte address space available on the bus.	
MASTER*	Ι	During a DMA cycle, this active-low signal, indicates that a resource on the bus is about to drive the data and address lines.	
MEMCS16*	Ι	Memory Chip Select 16-bit: this line, active low, is controlled by devices mapped in the memory address space and indicates they have a 16-bit bus width.	
MEMR*	I/O	This active-low signal indicates a memory read operation. Devices us- ing this signal must decode the address on lines LA23-LA17 and SA19- SA0.	
MEMW*	I/O	This active-low signal indicates a memory write operation. Devices us- ing this signal must decode the address on lines LA23-LA17 and SA19- SA0.	
OSC	0	OSCillator: clock with a 70 ns period and a 50% duty cycle. It is a 14.31818 MHz always presents.	
REFRESH*	I	This cpuModule does not support refresh on the ISA bus. This pin is pulled high with a 4.7 K ohm resistor and may be driven by another card in the PC/104 stack. This line is active low and indicates that the current bus cycle is a DRAM refresh cycle. The refresh cycles are activated every 15 microseconds.	

		_	
RESETDRV	0	This line, active high, is used to reset the devices on the bus, at power- on or after a reset command.	
SA0-19	0	Address bits 0 to 19: these lines are used to address the memory space and the I/O space. SA0 is the least significant bit while SA19 is the most significant bit.	
SBHE*	0	This active-low signal indicates a transfer of the most significant data byte (SD15-SD8).	
SD8-15	I/O	Data bits: these are the high-byte data bus lines. SD8 is the least significant bit; SD15 the most significant bit.	
SD0-7	I/O	Data bits: these are the low-byte data bus lines. SD0 is the least significant bit; SD7 the most significant bit.	
SMEMR*	0	Memory Read command, active low.	
SMEMW*	0	Memory Write command, active low.	
SYSCLK	0	System Clock, 8.0MHz with a 50% duty cycle. Only driven during ex- ternal bus cycles.	
TC	0	Terminal Count: this line is active high and indicates the conclusion of a DMA transfer.	

Table 25: PC/104 Bus Signals

PC/104 Bus Termination

Termination of PC/104 bus signals is not recommended since this cpuModule incorporates source termination on bus signals and may cause malfunctions of the cpuModule.

PC/104-Plus PCI Bus, CN16

Connector CN16 carries the signals of the PC/104-*Plus* PCI bus. These signals match definitions of the PCI Local Bus specification Revision 2.1. The following tables list the pinouts of the PC/104-*Plus* bus connector.

Pin	Α	В	С	D
1	GND/5.0V KEY ¹	Reserved	+5V	AD00
2	VI/O	AD02	AD01	+5V
3	AD05	GND	AD04	AD03
4	C/BE0*	AD07	GND	AD06
5	GND	AD09	AD08	GND
6	AD11	VI/O	AD10	M66EN
7	AD14	AD13	GND	AD12
8	+3.3V	C/BE1*	AD15	+3.3V
9	SERR*	GND	SB0*	PAR
10	GND	PERR*	+3.3V	SDONE
11	STOP*	+3.3V	LOCK*	GND
12	+3.3V	TRDY*	GND	DEVSEL*
13	FRAME*	GND	IRDY*	+3.3V
14	GND	AD16	+3.3V	C/BE2*
15	AD18	+3.3V	AD17	GND
16	AD21	AD20	GND	AD19
17	+3.3V	AD23	AD22	+3.3V
18	IDSEL0	GND	IDSEL1	IDSEL2
19	AD24	C/BE3*	VI/O	IDSEL3
20	GND	AD26	AD25	GND
21	AD29	+5V	AD28	AD27
22	+5V	AD30	GND	AD31
23	REQ0*	GND	REQ1*	VI/O
24	GND	REQ2*	+5V	GNT0*
25	GNT1*	VI/O	GNT2*	GND
26	+5V	CLK0	GND	CLK1
27	CLK2	+5V	CLK3	GND
28	GND	INTD*	+5V	RST*
29	+12V	INTA*	INTB*	INTC*
30	-12V	REQ3*	GNT3*	GND/3.3V KEY ¹

Table 26: PC/104-Plus Bus Signal Assignments

Notes:

•The KEY pins can be used to guarantee proper module installation. Pin-A1 can be removed and the female side plugged for 5.0V I/O signals. Pin-D30 can be modified in the same manner for 3.3V I/O. It is recommended that both KEY pins (A1 and D30) be electrically connected to GND for shielding.

PC/104-Plus PCI Bus Signals

The following are brief descriptions of the PC/104-Plus PCI bus signals.

Address and Data

AD[31:00] -- Address and Data are multiplexed. A bus transaction consists of an address cycle followed by one or more data cycles.

C/BE[3:0]* -- Bus Command/Byte Enables are multiplexed. During the address cycle, the command is defined. During the Data cycle, they define the byte enables.

PAR -- Parity is even on AD[31:00] and C/BE[3:0]* and is required.

Interface Control Pins

FRAME* -- Frame is driven by the current master to indicate the start of a transaction and will remain active until the final data cycle.

TRDY* -- Target Ready indicates the selected devices ability to complete the current data cycle of the transaction. Both IRDY* and TRDY* must be asserted to terminate a data cycle.

IRDY* -- Initiator Ready indicates the master's ability to complete the current data cycle of the transaction.

STOP* -- Stop indicates the current selected device is requesting the master to stop the current transaction.

DEVSEL* -- Device Select is driven by the target device when its address is decoded.

IDSEL -- Initialization Device Select is used as a chip-select during configuration.

LOCK* -- Lock indicates an operation that may require multiple transactions to complete.

Error Reporting

PERR* -- Parity Error is for reporting data parity errors.

SERR* -- System Error is for reporting address parity errors.

Arbitration

REQ* -- Request indicates to the arbitrator that this device desires use of the bus.

GNT* -- Grant indicates to the requesting device that access has been granted.

System

CLK -- Clock provides timing for all transactions on the PCI bus.

RST* -- Reset is used to bring PCI-specific registers to a known state.

Interrupts

INTA* -- Interrupt A is used to request Interrupts.

INTB* -- Interrupt B is used to request Interrupts only for multi-function devices.

INTC* -- Interrupt C is used to request Interrupts only for multi-function devices.

INTD* -- Interrupt D is used to request Interrupts only for multi-function devices.

Power Supplies and VIO

+5V -- +5 volt supply connected to PC/104 bus and power connector +5V supplies.

+12V -- +12 volt supply connected to PC/104 bus and power connector +12V supplies.

-12V -- -12 volt supply connected to PC/104 bus and power connector -12V supplies.

+3.3V -- +3.3 volt supply is an on-board converter which can deliver up to 2 amps.

VIO -- This signal typically is the I/O power to the bus drivers on a PCI bus card. B1 selects +3.3 or +5 volts to indicate +3.3 or +5 volt signaling. The default is +3.3 volts. No other device except this board should drive the VIO pin.

CML147786CX

CHAPTER 4: CONFIGURING THE CPUMODULE (BIOS SETUP)

This chapter contains information to configure the cpuModule.

Topics covered in this chapter include:

- Disabling Fail Safe Boot ROM
- Configuring Using the Setup Program

Disabling Fail Safe Boot ROM


- Be sure that JP5 is not installed. •
- Reset the system by either shutting it off and turning it on or by using the reset button. •
- While the system is booting repeatedly press the DEL key to enter the BIOS setup. Choose INTEGRATED PERIPHERALS using the arrow keys and enter. Once in INTEGRATED PERIPHERALS set Fail Safe Boot ROM: Disabled ٠
- •
- •

Quick Boot Description

The RTD Enhanced Award BIOS contains a feature called Quick Boot. When Quick Boot is enabled, the BIOS skips all non-essential tests during POST. This feature is intended to minimize the amount of time it takes for the system to boot.

Quick Boot is enabled by default. It may be disabled from the BIOS setup. However, when Quick Boot is disabled, it may take a very long time (one minute or more) for the cpuModule to boot. Therefore, it is recommended to leave Quick Boot enabled for production systems.

With Quick Boot enabled, expect to achieve boot times of 8 seconds or less. With certain system configurations, boot times of under 5 seconds may be possible.



The exact boot time of your system will depends on its configuration. Some factors that may affect boot time are:

- Hard Drives During POST, all IDE devices are initialized. Some IDE devices may be very slow to initialize. Removing or disabling unused IDE devices may improve boot times.
- Boot Order The BIOS searches for a boot device based on the order specified in the BIOS. Making your boot device the first item in this list may improve boot times.
- BIOS Extension Devices Some add-on cards (e.g. Ethernet controllers, SCSI controllers) may contain BIOS extensions. These BIOS extensions may add several seconds to the boot time.
- VGA Controller VGA Controllers have a VGA BIOS which must be initialized during POST. Just like BIOS extension devices, it takes time for the initialization. Removing all VGA controllers from the system (and disabling the onboard VGA) may improve boot times.
- ISA Plug-N-Play If your system does not contain any ISA Plug-N-Play boards, you may disable this feature in the BIOS to improve boot times.

Configuring with the RTD Enhanced Award BIOS

The cpuModule Setup program allows you to customize the cpuModule's configuration. Selections made in Setup are stored on the board and are read by the BIOS at power-on. The BIOS setup utility includes a help pane that describes each option. For more information about the BIOS options, please contact the factory.

Starting Setup

You can run Setup by:

• Re-boot the cpuModule, and repeatedly press the {Del.} key.

When you are finished with Setup, save your changes and exit. The system will automatically reboot.

Using the Setup Program

All displays in Setup consist of two areas. The left area lists the available selections. The right area displays help messages which you should always read. To see the default setting, press F1. If you need more information about the various BIOS settings and what they do, contact RTD's technical support.

Field Selection

You move between fields in Setup using the keys listed below.

Table 27: BIOS	Setup	Utility	Keys
----------------	-------	---------	------

Key	Function
$\leftarrow \uparrow \downarrow \rightarrow$	move between fields
+, -, <pgup>, <pgdn></pgdn></pgup>	selects next/previous values in fields
<enter></enter>	Go to the submenu for the field, or list options of current field.
<esc></esc>	to previous menu then to exit menu

CHAPTER 5: USING THE CPUMODULE

This chapter provides information for users who wish to develop their own applications programs for the cpuModule.

This chapter includes information on the following topics:

- Memory map
- I/O Address map
- Interrupts
- Power On Self Tests (POSTs)
- System Functions (Watchdog Timer, Real Time Clock)
- Configuring the ATA/IDE Disk Chip Socket
- Utility Programs

Memory Map

The ISA portion of the cpuModule addresses memory using 24 address lines. This allows a maximum of 2^{24} locations, or 16 Megabytes of memory.

The table below shows how memory in the first megabyte is allocated in the system.

F0000-FFFFFh	BIOS ROM	256 KB BIOS in Flash EPROM, shadowed into DRAM during runtime.
E0000-EFFFFh	BIOS Decompres- sion	Used during boot to decompress the BIOS. This should not be used for hardware devices, however, it is free for use after the system has booted.
D0000-FFFFh	Available	This area is always available for hardware devices
CC000-CFFFFh (typical)	Legacy USB	This area is used for USB keyboard and USB boot. It can be freed by disabling USB Keyboard, and by not attaching any USB storage devices. Alternately, the USB controller can be disabled. This area is always immediately after the video BIOS.
C0000-CBFFFh (typical)	Video BIOS	If an external video card is used, the size of this area may change.
B8000-BFFFFh	CGA Memory	Used for CGA video modes
B0000-B7FFFh	Mono Memory	Used for Monochrome video modes
A0000-AFFFh	EGA/VGA Memory	Used for EGA/VGA video modes
9FFFFh-00502h		DOS reserved memory area
00501h-00400h		BIOS data area
003FFh-00000h		Interrupt vector area

Table 28: First Megabyte Memory Map

Memory beyond the first megabyte can be accessed in real mode, by using EMS or a similar memory manager. See your OS or programming language references for information on memory managers.

Input/Output Address Map

As with all standard PC/104 boards, the Input/Output (I/O) space is addressed by 10 address lines (SA0-SA9). This allows 2^{10} or 1024 distinct I/O addresses. Any add-on modules you install must therefore use I/O addresses in the range 0-1023 (decimal) or 000-3FF (hex).



If you add any PC/104 modules or other peripherals to the system you must ensure they *do not* use reserved addresses listed below, or malfunctions will occur. The exception to this is if the resource has been released by the user.

The table below lists I/O addresses reserved for the cpuModule.

Address Range	Bytes	Device
000H-00FH	16	DMA Controller
010H-01FH	16	Reserved for CPU
020H-021H	2	Interrupt Controller #1
022H-02FH	13	Reserved
040H-043H	4	Timer
060H-064H	5	Keyboard Interface
070H-071H	2	Real Time Clock port
080H-08FH	16	DMA page register
0A0H-0A1H	2	Interrupt controller #2
0C0H-0DFH	32	DMA controller #2
0F0H-0FFH	16	Math co-processor
100H-101H	2	Video Initialization
1F0H-1FFH	16	Hard disk ¹
200H-201H	2	Reserved
238H-23BH	4	Bus Mouse ⁴
2E8H-2EFH	8	Serial Port ²
2F8H-2FFH	8	Serial port ²
378H-37FH	8	Parallel port ³
3BCH-3BFH	4	Parallel port ³
3E8H-3EFH	8	Serial port ²

Table 29: I/O Addresses Reserved for the cpuModule

3F0H-3F7H	8	Floppy disk ¹
3F8H-3FFH	8	Serial port ²
(Select in BIOS)	4	aDIO (Advanced Digital I/O)

 Table 29: I/O Addresses Reserved for the cpuModule (Continued)

 1 If a floppy or IDE controller is not connected to the system, the I/O addresses listed will not be occupied.

 2 Only one of the I/O addresses shown for a Serial port is active at any time. You can use Setup to select which one is active or to disable it entirely.

³ Only one of the I/O addresses shown for the Parallel printer port is active at any time. You can use Setup to select which one is active or to disable it entirely.

 4 If a PS2 mouse is not connected to the system, the I/O addresses listed will not be occupied.

Hardware Interrupts



If you add any PC/104 modules or other peripherals to the system you must ensure they *do not* use interrupts needed by the cpuModule, or malfunctions will occur

The cpuModule supports the standard PC interrupts listed in Table 30 on page 63. Interrupts not in use by hardware on the cpuModule itself are listed as 'available'. These interrupts are also assigned by the BIOS to Plug and Play and PCI devices. Even if there are no PC/104-Plus modules installed, the interrupts will be assigned to on board peripherals, such as USB or parallel ports. The BIOS cannot automatically detect ISA bus (PC/104) cards that are using interrupts (including aDIO and the Watchdog timer), so it may inadvertently assign another resource to an ISA interrupt. To prevent this from happening, any interrupt that is being used for an ISA resource should be set to "Legacy ISA" in the BIOS Setup utility under PnP/PCI configuration.

Interrupt	Normal Use	Source
0	Timer 0	On-board ISA device
1	Keyboard	On-board ISA device
2	Cascade of IRQ 8-15	On-board ISA device
3	COM2	On-board ISA device
4	COM1	On-board ISA device
5	available	XT bus
6	Floppy ^a	XT bus
7	Printer	On-board ISA device
8	Real Time Clock	On-board ISA device
9	available, routed to IRQ 2	XT bus
10	available	AT bus
11	available	AT bus
12	Bus mouse ^b	On-board ISA device
14	primary IDE hard disk ^c	AT bus
15 a. IRO6 i	ATA/IDE Disk Chip socket ^d	AT bus

Table 30: Hardware Interrupts Used on the cpuModule

a. IRQ6 is available for use if no floppy disk is present in the system and floppy disk is disabled in Setup.

- b. IRQ12 is available if there is no PS/2 mouse in the system, and the PS/2 mouse controller is disabled in the BIOS Setup.
- c. IRQ14 is available for use if no primary hard drive controller is present in the system and hard disk is disabled in Setup.

d. IRQ15 is available for use if no ATA/IDE Disk Chip is installed in the system, and the secondary IDE channel is disabled in Setup

All PCI devices are capable of sharing an interrupt. The PC/104 specification also provides a means for ISA devices to share an interrupt. However, interrupt sharing on the ISA bus is not supported by all devices.

The RTD Enhanced Award BIOS

The RTD Enhanced Award BIOS (Basic Input/Output System) is software that interfaces hardwarespecific features of the cpuModule to an operating system (OS). Physically, the BIOS software is stored in a Flash EPROM on the cpuModule. Functions of the BIOS are divided into two parts:

The first part of the BIOS is known as POST (Power-On Self-Test) software, and it is active from the time power is applied until an OS boots (begins execution). POST software performs a series of hardware tests, sets up the machine as defined in Setup, and begins the boot of the OS;

The second part of the BIOS is known as the CORE BIOS. It is the normal interface between cpu-Module hardware and the operating system which is in control. It is active from the time the OS boots until the cpuModule is turned off. The CORE BIOS provides the system with a series of software interrupts to control various hardware devices.

For more information about the BIOS, please see *Configuring the cpuModule (BIOS Setup)* on page 55.

Thermal Throttling

The CML147786CX cpuModule supports thermal throttling. Thermal throttling allows the CPU to continue operating at a lower clock rate when the CPU core exceeds a temperature limit. The power consumption and heat dissipation are therefore lowered, reducing the thermal stress on the CPU. The CPU will return to its normal speed when the temperature returns to 10C below the throttling threshold.

Thermal throttling is enabled in the BIOS Setup utility. There are three levels; 25%, 50%, and 75%, which are the percent of full speed that the CPU will operate at when throttled. For example, with throttling set to 75%, a 400 MHz CPU will operate at 300 MHz during excessive temperatures. When enabled, thermal throttling is started and stopped without any intervention from the operating system or application software.

Because thermal throttling starts before the internal temperature limit of the CPU is reached, throttling may occur within the operating temperature range of the cpuModule.

When thermal throttling is disabled, the CPU will operate at its maximum speed regardless of temperature.

Direct Hardware Control

Some of the cpuModule hardware is controlled directly without using BIOS routines. These include:

- Advanced Digital I/O (aDIO)
- Watchdog Timer
- Real Time Clock Control
- Parallel Port Control

The following sections describe use of these features.

Advanced Digital I/O Ports (aDIO)

This board supports 16 bits of TTL/CMOS compatible digital I/O (TTL signalling) plus two strobe inputs. Use the BIOS setup to set the multiPort into its aDIO mode. These I/O lines are grouped into two ports, port 0 and port 1. Port 0 is bit direction programmable and Port 1 is byte programmable. Port 0 supports RTD's two Advanced Digital Interrupt modes, ADI. The two modes are match and event. Match mode generates an interrupt when an eight bit pattern is received in parallel that matches the match mask register. The second ADI mode generates an interrupt when a change occurs on any bit. In either mode masking can be used to monitor selected lines.

When the CPU boots all digital I/O line are programmed as inputs. What this condition means is the digital I/O line's initial state is undetermined. If the digital I/O lines must power up to a known state an external 10 K Ohm resistor must be added to pull the line high or low. Additionally, when the CPU boots up interrupts 5, 7, 10, 11, and 12 are masked off.

Setup Register Descriptions

The aDIO has a Setup Register and four Runtime Registers. The Setup Register is set by the BIOS, and can be adjusted by entering the BIOS Setup Utility, and going to Integrated Peripherals. See *Configuring with the RTD Enhanced Award BIOS* on page 58 for more details. The Setup Register may also be read by the driver to determine the base address and interrupt of the aDIO.

aDIO/Watchdog Setup Register (I/O Port 0x1F)

D7	D6	D4	D3	D2	D0
Reserved	aDIO_Base		Reserved	aDIO_Irq	
r	r/w		r/w	r,	/w
0		0	set by BIOS		0

aDIO/WDT_Setup

aDIO_Base[2:0] Selects the base address for aDIO and the Watchdog Timer based on the following table:

aDIO_Base[2:0]	aDIO Base I/O Address	Watchdog Timer Runtime Register I/O Address
000	0x450	0x454
001	0x440	0x444
010	0x410	0x414
011	0x400	0x404
100	0x350	0x354
101	0x340	0x344
110	0x310	0x314
111	0x300	0x304

aDIO_IRQ[2:0] Se	elects the Interrupt assigned to the aDIC) based on the following table.
------------------	---	---------------------------------

aDIO_IRQ[2:0]	Interrupt
000	Disabled.
001	IRQ5
010	IRQ7
011	IRQ10
100	IRQ11
101	IRQ12
110	Reserved
111	Reserved

Runtime Register Descriptions

The location of the Runtime registers for the digital I/O lines is determined by the value in aDIO/WDT_Setup[aDIO_Base]. These 8 bit registers are written to zero upon power up. The register map for the runtime region is shown below:

Offset	Register Name
0	Port 0 Data
1	Port 1 Data
2	Multi-Function
3	DIO-Control

aDIO Runtime Registers

Digital I/O Register Set

D7	D6	D5	D4	D3	D2	D1	D0
P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	2 P0.	.1 P0.0

Port 0 Data I/O address aDIO_Base + 0

Port 0 Data register is a read/write bit direction programmable register. A particular bit can be set to input or output. A read of an input bit returns the value of port 0. A read of an output bit returns the last value written to Port 0. A write to an output bit sends that value to port zero.

Port 1 data I/O address aDIO Base + 1


D7	D6	D5	D4	D3	D2	D1	D0
P1.7	P1.6	P1.5	P1.4	P1.3	P1.2	2 P1.	.1 P1.0

Port 1 Data register is a read/write byte direction programmable register. A read on this register when it is programmed to input will read the value at the DIO connector. A write on this register when it is programmed as output will write the value to the DIO connector. A read on this register when it is set to output will read the last value sent to the DIO connector.

Multi-Function I/O address aDIO_Base + 2

D7	D6	D5	D4	D3	D2	D1	D0
----	----	----	----	----	----	----	----

Multi-Function register is a read/write register whose contents are set by the DIO-Control register. See the DIO-Control register description for a description of this register.



DIO-Control I/O address aDIO_Base + 3 Read Access

Port 0 Direction Register:

Writing a zero to a bit in this register makes the corresponding pin in the DIO connector an input. Writing a one to a bit in this register makes the corresponding pin in the DIO connector an output.

Mask Register:

Writing a zero to a bit in this register will not mask off the corresponding bit in the DIO-Compare register. Writing a one to a bit in this register masks off the corresponding bit in the DIO-Compare register. When all bits are masked off the DIOs comparator is disabled. This

condition means Event and Match mode will not generate an interrupt. This register is used by Event and Match modes.

Compare Register:

A Read/Write register used for Match Mode. Bit values in this register that are not masked off are compared against the value on Port 0. A match or Event causes bit 6 of DIO-Control to be set and if the DIO is in Advanced interrupt mode, the Match or Event causes an interrupt.

Interrupts:

The Digital I/O can use interrupts 5, 7, 10, 11, and 12. The mapped interrupt numbers are 0x0D, 0x0F, 0x72, 0x73, and 0x74 in HEX respectfully or 13, 15, 114, 115, and 116 in decimal respectfully. To use any of the 5 listed interrupts set the interrupt aside for an ISA legacy device. To set the interrupts aside enter the BIOS under PNP/PCI CONFIGURATION. Select Resources Controlled By and change the interrupt(s) you wish to use to Legacy ISA. The interrupts you wish to use must then be selected in the Integrated Peripherals section of the BIOS under aDIO IRQ.

Advanced Digital Interrupts:


There are three advanced digital interrupt modes available. These three modes are Event, Match, and Strobe. The use of these three modes is to monitor state changes at the DIO connector. The three modes are selected with bits D[4:3] of the DIO-Control Register.


Event Mode:

When this mode is enable, Port 0 is latched into the DIO-Compare register at 8.33 MHz. There is a deglitching circuit inside the DIO circuitry. The deglitching requires pulses on Port 0 to be at least 120 nanoseconds in width. As long as changes are present longer than that, the event is guaranteed to register. Pulses as small as 60 nanoseconds can register as an event but they must occur between the rising and falling edge of the 8.33 MHz clock. To enter Event mode, set bits D[4:3] of the DIO-Control register to a "10".

Match Mode:

When this mode is enabled, Port 0 is latched into the DIO-Compare register at 8.33 MHz. There is a deglitching circuit inside the DIO circuitry. The deglitching requires pulses on Port 0 to be at least 120 nanoseconds in width. As long as changes are present longer than that, the match is guaranteed to register. Pulses as small as 60 nanoseconds can register as a match but they must occur between the rising and falling edge of the 8.33 MHz clock. To enter Match mode, set bits D[4:3] of the DIO-Control register to "11".





Strobe Mode:

Strobe Mode allows the strobe pin of the DIO connector to trigger an interrupt. A low to high transition on the strobe pin will cause an interrupt request. The request will remain high until the Clear Register is read from. Additionally, the Compare Register latched in the value at Port 0 when the Strobe pin made a low to high transition. No further strobes will be available until a read of the Compare Register is made. What this implies is one must read the Compare Register then clear interrupts so that the latched value in the compare register is not lost. To enter Strobe mode, set bits D[4:3] of the DIO-Control register to "01".

Basic Interrupt Information for Programmers:

All information below only addresses the DIO on this board. Interrupts are connected to IRQs 5, 7, 10, 11, and 12 on the ISA bus (PC104 bus) and are controlled by two 8259-equivalent interrupt controllers containing 13 available interrupt request lines. Minimum time between two IRQ requests is 125 nanoseconds as set by ISA specification.

What is an Interrupt?

An interrupt is a subroutine called asynchronously by external hardware (usually an I/O device) during the execution of another application. The CPU halts execution of its current process by saving the system state and next instruction then jumps to the interrupt service routine, executes it, loads the saved system state and saved next instruction, and continues execution. Interrupts are good for handling infrequent events such as keyboard activity.

What happens when an Interrupt occurs?

An IRQx pin on the PC104 bus makes a low to high transition while the corresponding interrupt mask bit is unmasked and the PIC determines that the IRQ has priority, the PIC interrupts the processor. The current code segment (CS), instruction pointer (IP), and flags are pushed on the stack, the CPU reads the 8 bit vector number from the PIC and a new CS and IP are loaded from a vector, indicated by the vector number, from the interrupt vector table that exists in the lowest 1024 bytes of memory. The processor then begins executing instructions located at CS:IP. When the interrupt service routine is completed the CS, IP, and flags that were pushed onto the stack are popped from the stack into their appropriate registers and execution resumes from the point where it was interrupted.

How long does it take to respond to an interrupt?

A DOS operating system can respond to an interrupt between (6-15uS). A Windows system can take a much longer time when a service routine has been installed by a device driver implemented as a DLL; from 250-1500uS or longer. A VxD will take 20-60uS or longer. The time the CPU spends in the interrupt is dependent on the efficiency of the code in the ISR. These numbers are general guidelines and will fluctuate depending on operating system and version. The amount of information that can be moved during an interrupt theoretically can be 4 MB/Sec. on a 8 MB bus using the INS or MOVS instruction with the REP prefix. These instructions are in assembly language.

Interrupt Request Lines:

To allow different peripheral devices to generate interrupts on the same computer, the PC bus has eight different interrupt request (IRQ) lines. A transition from low to high on one of these lines generates an interrupt request which is handled by the PC's interrupt controller. The interrupt controller checks to see if interrupts are to be acknowledged from that IRQ and, if another interrupt is already in progress, it decides if the new request should supersede the one in progress or if it has to wait until the one in progress is done. This prioritizing allows an interrupt to be interrupted if the second request has a higher priority. The priority level is based on the number of the IRQ; IRQ0 has the highest priority, IRQ1 is second-highest, and so on through IRQ7, which has the lowest. Many of the IRQs are used by the standard system resources. IRQ0 is used by the system timer, IRQ1 is used by the keyboard, IRQ3 by COM2, IRQ4 by COM1, and IRQ6 by the disk drives. Therefore, it is important for you to know which IRQ lines are available in your system for use by the module.

8259 Programmable Interrupt Controller:

The chip responsible for handling interrupt requests in the PC is the 8259 Programmable Interrupt Controller. To use interrupts, you need to know how to read and set the 8259's interrupt mask register (IMR) and how to send the end-of-interrupt (EOI) command to the 8259.

Interrupt Mask Register (IMR):

Each bit in the interrupt mask register (IMR) contains the mask status of an IRQ line; bit 0 is for IRQ0, bit 1 is for IRQ1, and so on. If a bit is set (equal to 1), then the corresponding IRQ is masked and it will not generate an interrupt. If a bit is clear (equal to 0), then the corresponding IRQ is unmasked and can generate interrupts. The IMR is programmed through port 21H.

Writing an Interrupt Service Routine:

The first step in adding interrupts to your software is to write the interrupt service routine (ISR). This is the routine that will automatically be executed each time an interrupt request occurs on the specified IRQ. An ISR is different than standard routines that you write. First, on entrance, the processor registers should be pushed onto the stack BEFORE you do anything else. Second, just before exiting your ISR, you must clear the interrupt status flag of the DM5812 and write an end-of-interrupt command to the 8259 controller. Finally, when exiting the ISR, in addition to popping all the registers you pushed on entrance, you must use the IRET instruction and not a plain RET. The IRET automatically pops the flags, CS, and IP that were pushed when the interrupt was called.

If you find yourself intimidated by interrupt programming, take heart. Most C compilers allow you to identify a procedure (function) as an interrupt type and will automatically add these instructions to your ISR, with one important exception: most compilers do not automatically add the end-of-interrupt command to the procedure; you must do this yourself. Other than this and the few exceptions discussed below, you can write your ISR just like any other routine. It can call other functions and procedures in your program and it can access global data. If you are writing your first ISR, we recommend that you stick to the basics; just something that will convince you that it works, such as incrementing a global variable.

NOTE: If you are writing an ISR using assembly language, you are responsible for pushing and popping registers and using IRET instead of RET.

Writing a DOS Interrupt service routine (ISR):

There are a few cautions you must consider when writing your ISR. The most important is, do not use any DOS functions or routines that call DOS functions from within an ISR. DOS is not reentrant; that is, a DOS function cannot call itself. In typical programming, this will not happen because of the way DOS is written. But what about when using interrupts? Then, you could have a situation such as this in your program. If DOS function X is being executed when an interrupt occurs and the interrupt routine makes a call to DOS function X, then function X is essentially being called while it is already active. Such a reentrance attempt spells disaster because DOS functions are not written to support it. This is a complex concept and you do not need to understand it. Just make sure that you do not call any DOS functions from within your ISR. The one wrinkle is that, unfortunately, it is not obvious which library routines included with your compiler use DOS functions. A rule of thumb is that routines which write to the screen, or check the status of or read the keyboard, and any disk I/O routines use DOS and should be avoided in your ISR.

The same problem of reentrance exists for many floating point emulators as well, meaning you may have to avoid floating point math in your ISR.

The Code:

Refer to the DOS drivers that were shipped with this board or download them from our web site www.rtd.com. The drivers are commented to help clarify their meaning. Reading through the DOS drivers will give valuable insight into the board functionality.

Watchdog Timer Control

The cpuModule includes a Watchdog Timer, which provides protection against programs "hanging", or getting stuck in an execution loop where they cannot respond correctly. The watchdog timer consists of a counter, a reset generator, and an interrupt generator. When the counter reaches the interrupt time-out, it can generate an interrupt. When the counter reaches the reset time-out, the system is reset. The counter is "refreshed," or set back to zero by reading from a specific register. The watchdog can also be put into an "inactive" state, in which no resets or interrupts are generated.

The ability to generate an interrupt allows the application to gracefully recover from a bad state. For example, consider a system that has a reset time-out of 2 seconds, interrupt time-out of 1 second, and the watchdog timer is refreshed every 0.5 seconds. If something goes wrong, an interrupt is generated. The Interrupt service routine then attempts to restart the application software. If it is successful, the application is restarted in much less time than a full reboot would require. If it is not successful, the system is rebooted.

Due to system latency, it is recommended that the Watchdog be refreshed at about half of the reset time-out period, or half of the interrupt time-out period, whichever is applicable.

Register Description

The Advanced Watchdog Timer has two Setup Registers and a Runtime Register. The Setup Registers are set by the BIOS, and can be adjusted by entering the BIOS Setup Utility, and going to Integrated Peripherals. See *Configuring with the RTD Enhanced Award BIOS* on page 58 for more details. The Setup Register may also be read by the driver to determine if the Watchdog is enabled, and the interrupt and base address that it is using.

In the following register description sections, each register is described by a register table. The first row of the table list the bits, D7 through D0. The second row lists the field name for each bit. The third row lists the properties of that bit; 'r' = bit can be read, 'w' = bit can be written to, and 'c' = bit can be cleared. The last row lists the value of the bit after reset. The register table is then followed by a description of each of the fields where applicable.

Advanced Watchdog Setup Register (I/O Port 0x18)

WDT_Setup

D7	D6	D5	D4	D3	D1	D0
Reserved	Reserved	Reserved	Reserved	WDT_IRQ		Reg_Enable
r	r	r	r	r/w		r/w
0	0	0	0	0		0

WDT_IRQ[2:0] Selects the Interrupt assigned to the Watchdog Timer.

WDT_IRQ[2:0]	Interrupt
000	Disabled.
001	IRQ5
010	IRQ7
011	IRQ10
100	IRQ11

$\langle \mathbf{\alpha} \rangle$. •	1
(1)	ntini	16d)
(Co	IUIII	icu)

WDT_IRQ[2:0]	Interrupt
101	IRQ12
110	Reserved
111	Reserved

Reg_Enable Set this bit to '1' to enable the Watchdog Runtime Register. Set to '0' to disable. When Disabled, the Watchdog Runtime Register does not appear in the I/O map, and interrupts and resets are not generated by the Watchdog Timer.

aDIO/Watchdog Setup Register (I/O Port 0x1F)

aDIO/WDT_Setup

D7	D6	D4	D3	D2	D0
Reserved	aDIO_	Base	Reserved	aDIC	D_lrq
r	r/w		r/w	r/	/w
0	0		set by BIOS		0

aDIO_Base[2:0] Selects the base address for aDIO and the Watchdog Timer based on the following table:

aDIO_Base[2:0]	aDIO Base I/O Address	Watchdog Timer Runtime Register I/O Address
000	0x450	0x454
001	0x440	0x444
010	0x410	0x414
011	0x400	0x404
100	0x350	0x354
101	0x340	0x344
110	0x310	0x314
111	0x300	0x304

Watchdog Runtime Register

The location of this register is determined by aDIO/WDT_Setup[aDIO_Base]. Reading this register also refreshes the watchdog timer.

WDT_Runtime

D7	D6	D5	D4	D3 D2	D1 D0
WDT_Active	WDT_IRQ_Ena	Reserved	Reserved	WDT_IRQ_Ena	WDT_RST_Time
r/w	r/w	r	r	r/w	r/w
0	0	0	0	0	0

WDT_Active Set this bit to '1' to activate the Watchdog Timer interrupts and resets. Set to '0' to disable. When disabled, the watchdog timer does not need to be refreshed.

WDT_IRQ_Ena Set this bit to '1' to enable the Watchdog interrupt. Set to '0' to disable.

WDT_IRQ_Time Selects the Watchdog Interrupt time based on the following table:.

WDT_IRQ_Time[1:0]	Interrupt Time (seconds)
00	0.25
01	0.50
10	0.75
11	1.00

WDT_RST_Time Selects the Watchdog Reset time based on the following table:.

WDT_RST_Time[1:0]	Reset Time (seconds)
00	1.55-2.10
01	0.50
10	0.75
11	1.00

Multi-Color LED

The CML147786CX has a Multi-Color LED located beside the IDE connector, CN9. The color of the LED indicates the status of the board, as shown in the table below:

Color	Description
Green	Normal Operation
Blue	On Board IDE Activity
Red	cpuModule is in reset, or approaching thermal limit
Yellow (Red + Green)	cpuModule is in Standby
White (R+G+B)	cpuModule is approaching thermal limit (CPU is throttled if enabled)
Cyan (Blue + Green)	Ethernet Link at 10 Mbps
Magenta (Blue + Red)	Ethernet Link at 100 Mbps
Blink	Ethernet Activity

Table 31: LED Colors

The LED can also be controlled manually by writing to I/O Port 0x16. The following table lists the color displayed and the value written.

I/O Port 0x16 Value	Color
0x00	Automatic (see <i>LED Colors</i> on page 80)
0x08	Off
0x09	Blue
0x0A	Green
0x0B	Cyan (Green + Blue)
0x0C	Red
0x0D	Magenta (Red + Blue)
0x0E	Yellow (Red + Green)
0x0F	White (Red + Green + Blue)

Table 32: Manual LED Colors

Real Time Clock and CMOS Memory

Overview

The cpuModule is equipped with a Real Time Clock (RTC) which provides system date and time functions. When the cpuModule is turned off, a battery must be attached to the utility connector to provide power to the RTC. Without power, the RTC will lose the date/time information when the system is turned off.

The RTC also provides an "alarm" function. This may be used to generate an interrupt at a particular time and date. This feature is commonly used to wake up the system from Sleep/Standby to run a scheduled task (defragment the hard drive, back up files, etc).

In addition to the date/time/alarm functions, the RTC contains several bytes of battery-backed RAM, commonly called CMOS memory. In a typical desktop PC, the CMOS memory is used by the BIOS to store user settings. This RTD cpuModule uses onboard flash to store user BIOS settings. To preserve compatibility with traditional PCs, the RTD Enhanced BIOS also mirrors the user settings from flash in CMOS. Therefore, the contents of CMOS may be overwritten at boot time, and should be treated as "read only".

Accessing the RTC Registers

You may access the RTC date/time and CMOS memory using the Index and Data Registers located at I/O addresses 70h and 71h.

- Address 70h is the Index register. It must be written with the number of the register to read or write. Valid values are 00h to 7Fh.
- Address 71h is the Data register. It contains the contents of the register pointed to by the Index.

To read/write an RTC register, you must first set the Index register with the register number, and then read/write the Data register.

A list of key RTC registers is shown below:

Register Number (Hex)	Description
00	RTC Seconds
01	RTC Alarm Seconds
02	RTC Minutes
03	RTC Alarm Minutes
04	RTC Hours
05	RTC Alarm Hours

Table 33: Real Time Clock Registers

	-
06	RTC Day of the Week
07	RTC Day of the Month
08	RTC Month
09	RTC Year
0A	 RTC Status Register A Bit 7: RTC Update In Progress (Read Only) - RTC registers should not be accessed when this bit is high. Bits 6-4: Divider for 32.768 KHz input (should always be 010) Bits 3-0: Rate select for periodic interrupt.
08	 RTC Status Register B Bit 7: Inhibit Update - When high, the RTC is prevented from updating. Bit 6: Periodic Interrupt Enable - When high, the RTC IRQ will be asserted by the periodic interrupt. Bit 5: Alarm Interrupt Enable - When high, the RTC IRQ will be asserted when the current time matches the alarm time. Bit 4: Update Ended Interrupt Enable - When high, the RTC IRQ will be asserted every time the RTC updates (once per second). Bit 3: Square Wave Enable - Not used. Bit 2: Data Mode - Sets the data format of the RTC clock/ calendar registers (0=BCD, 1=binary). This is typically set to BCD mode. Bit 1: Hours Byte Format - Sets the hour byte to 12 or 24 hour time (0=12 hour, 1=24 hour). This is typically set to 24 hour mode. Bit 0: Daylight Savings Enable - When high, the RTC will automatically update itself for Daylight Savings Time. It is recommended to leave this bit low and let the operating system manage time zones and DST.
0C	 RTC Status Register C (Read Only) Bit 7: IRQ Flag - Indicates that the Real Time Clock IRQ is asserted. Goes high whenever one of the enabled interrupt conditions in Register B occurs. Bit 6: Periodic Flag Bit 5: Alarm Flag Bit 4: Update Ended Flag Bit 3-0: Reserved Reading this register will also clear any of the set flags (IRQ, Periodic, Alarm, Update Ended). Note that even if the interrupt source is not enabled in Register B, the flags in Register C bits 4, 5, and 6 may still be set.
0D	 RTC Status Register D Bit 7: Valid Time/Date (always reads 1) Bits 6-0: Reserved

Table 33: Real Time Clock Registers

Table 33: Real Time Clock Registers

7D	RTC Alarm Day
7E	RTC Alarm Month
7F	RTC Century

	RTC registers that are not listed above are used by the BIOS and should be considered "Reserved". Altering the contents of any unlisted RTC register may interfere with the opera- tion of your cpuModule. The specific uses of the RTC reg- isters will depend on the BIOS version loaded on the cpuModule. Contact RTD's technical support for more in- formation.
--	--

Parallel Port Control

The parallel port may be operated in SPP (output-only), EPP (bi-directional), and ECP (extended capabilities) modes. The mode may be selected in Setup, or by application software.

Storing Applications On-board

The cpuModule was designed to be used in embedded computing applications. In these applications, magnetic media like hard disks and floppy disks are not very desirable. It is better to eliminate magnetic storage devices and place your operating system and application software into the cpuModule's ATA/IDE Disk Chip.

Configuring the ATA/IDE Disk Chip Socket

Before installing a device in the ATA/IDE Disk Chip socket, it is highly recommended to first configure the secondary IDE controller and device mode in the BIOS setup.

The secondary IDE controller must be enabled in the BIOS to allow read and write access to the device. When a device is installed in the socket, it will always appear as a master on the cpuModule's secondary IDE controller.

From the BIOS setup screen, the user can also configure whether the socket contains a DMA mode or PIO mode device.

- **DMA Mode:** DMA mode will reduce CPU overhead.
- **PIO Mode:** When the socket is in PIO mode, PIO transfers are supported. PIO mode supports write protection

CML147786CX

CHAPTER 6: HARDWARE REFERENCE

This appendix gives information on the cpuModule hardware, including:


- jumper settings and locations
- solder jumper settings and locations
- mechanical dimensions
- processor thermal management

Jumpers and Solder Jumper Settings

Many cpuModule options are configured by positioning jumpers. Jumpers are labeled on the board as "**JP**" followed by a number.

Some jumpers are three pins, allowing three settings:

- pins 1 and 2 connected (indicated as "1-2")
- pins 2 and 3 connected (indicated as "2-3")
- no pins connected.



Some jumpers are two-pin, allowing two settings:

- pins 1 and 2 connected (indicated as "closed")
- pins 1 and 2 un-connected (indicated as "open")



Solder jumpers are set at the factory and are rarely changed. Solder jumpers are located on the module's solder side and component side

The figures below shows the locations of the jumpers and solder jumpers used to configure the cpu-Module. To use the figure, position the module with the PC/104 bus connector at the six o'clock position and the component side facing up. The table below lists the jumpers and their settings.




Figure 4: CML147786CX Jumper Locations - Top




Figure 5: CML147786CX Jumper Locations - Bottom

	Tuble e n bumpers und Default Settings
JP1	2-pin jumper Used to enable/disable 120 ohm termination resistor on first serial port for RS-422/485 mode. default: Open (no termination)
JP2	2-pin jumper Used to enable/disable 120 ohm termination resistor on first serial port for RS-422/485 mode. default: Open (no termination)
JP4	 3-pin jumper Used to select power for an ATA/IDE Disk Chip socket. 1 to 2 is 5 Volts on board. 2 to 3 is 3.3 Volts on board default: Positions 2 and 3.
JP5	2-pin jumper Used for setting to boot to Fail Safe Boot ROM and restoring factory BIOS settings default: Open
JP6	2-pin jumper Factory use only; do not close. default: Open
JP9	 3-pin jumper Used to select power for the Flat Panel Backlight 1 to 2 is 12V 2 to 3 is 5V default: Positions 2 and 3.
JP10 a. W	 3-pin jumper Used to select power for the Flat Panel Electronics 1 to 2 is 3.3V^a 2 to 3 is 5V default: Positions 1 nd 2. hen JP10 is configured for +3.3V, FP_VCC is sourced from the auxiliary

Table 34: Jumpers and Default Settings

. When JP10 is configured for +3.3V, FP_VCC is sourced from the auxiliary power connector (CN3) or the PC/104-*Plus* connector (CN16)

Table 35: Solder Jumpers and Default Settings

B1	 Three position solder jumper to select 3.3 or 5 volt signaling on the PCI bus. Pads 1-2 shorted is 5 Volt signaling Pads 2-3 shorted is 3.3 Volt signaling. Default Setting
B2	Two position solder jumper to connect USB shield ground to frame ground. Default is not connected.
В3	 Three position solder jumper to select the source of 3.3V on the PCI bus. 2-3 PC/104 <i>Plus</i> PCI bus +3.3 volts supplied by on-board +3.3 volt regulator. Maximum current source is two (2) amps. 1-2 PC/104 <i>Plus</i> PCI bus +3.3 volts supplied by power connector P9 pins 10 and 12. Default setting.
B4	Two position solder jumper to connect frame ground to digital ground. De- fault is not connected.

Table 35: Solder Jumpers and Default Settings

B5	Two position solder jumper to connect Ethernet shield ground to frame ground. Default is not connected.
B8	Solder blob B8 is factory-set and rarely changed. Contact RTD Technical support for more information.

CML147786CX

Onboard PCI Devices


The CML147786CX cpuModule has several onboard PCI devices, all of which are listed in the table below.

Device ID	Vendor ID	Description
0605	1106	System Controller
8605	1106	CPU to AGP Bridge
0686	1106	PCI to ISA Bridge
0571	1106	EIDE Controller
3038	1106	USB Controller
3057	1106	ACPI Power Management Controller
3058	1106	AC'97 Audio Codec
1209	8086	Ethernet Controller
8D01	5333	Video Controller

Table 36: Onboard PCI Devices

Mechanical Dimensions

The following figure shows mechanical dimensions of the module. Dimensions are in inches (mm).



Processor Thermal Management

The industrial grade processor IC of the cpuModule must receive adequate cooling to ensure proper operation and good reliability. The case temperature of the processor must not exceed $+100^{\circ}$ C.

NOTE! This cpuModule is *not* warranted against damage caused by overheating due to improper or insufficient heatsinking or airflow.

CML147786CX

CHAPTER 7: TROUBLESHOOTING

Many problems you may encounter with operation of your cpuModule are due to common errors. This chapter will help you get your system operating properly.

It contains:

- Common problems and solutions
- Troubleshooting a PC/104 system
- How to obtain technical support
- How to return a product

Common Problems and Solutions

The following table lists some of the common problems you may encounter while using your cpu-Module, and suggests possible solutions.

If you are having problems with your cpuModule, please review this table *before* contacting technical support.

Problem	Cause	Solution
Windows/Linux does not display entire screen.	Flat panel is enabled, and set to a lower resolution than the op- erating system resolution	Disable flat panel, or set it to a higher resolution.
cpuModule "will not boot"	no power or wrong polarity	check for correct power on PC/104 bus connectors
	incorrect setup (video disabled, etc.)	install jumper JP5; reboot and press {Del.} key to run Setup
	defective or mis-connected de- vice on bus	check for misaligned bus connectors; remove other cards from stack
	cable connected backwards	verify all cables are connected correctly
	Disk Chip installed backwards	check for a Disk Chip installed in socket backwards
does not recognize Setup changes	jumper JP5 installed	turn off power, remove JP5, reboot
will not boot from particu- lar drive or device	device not bootable	use sys command on drive or re-format the device using the /s switch
	device not formatted	format drive using /s switch
	power not connected to boot drive	connect power cable to floppy or hard drive

erratic operation	excessive bus loading	reduce number of PC/104 modules in stack; remove termination components from bus signals; remove any power supply bus termina- tions
	power supply noise	examine power supply output with oscillo- scope; glitches below 4.75Vdc will trigger a reset; add bypass caps
	power supply limiting	examine power supply output with oscillo- scope; check for voltage drop below 4.75V when hard drive or floppy drive starts; add bypass caps
	temperature too high	add fan, processor heatsink, or other cool- ing device(s)
	memory address conflict	check for two hardware devices (e.g. Ethernet, Arcnet, PCMCIA) trying to use the same memory address
		check for two software devices (e.g. EMM386, PCMCIA drivers, etc.) trying to use the same memory addresses
		check for hardware and software devices trying to use the same memory address
		check for an address range shadowed (see Advanced Setup screen) while in use by another hardware or software device
	I/O address conflict	check for another module trying to use I/O addresses reserved for the cpuModule be- tween 010h and 01Fh
		check for two modules (e.g. dataModules, PCMCIA cards, Ethernet) trying to use the same I/O addresses
keyboard does not work	keyboard interface damaged by misconnection	check if keyboard LEDs light
	wrong keyboard type	verify keyboard is an 'AT' type or switch to 'AT' mode
floppy drive light always on	cable misconnected	check for floppy drive cable connected backwards
two hard drives will not work, but one does	both drives configured for master	set one drive for master and the other for slave operation (consult drive documenta- tion)
floppy does not work	"data error" due to drive up- side down	orient drive properly (upright or on its side)

will not boot when video card is removed	illegal calls to video controller	look for software trying to access non-ex- istent video controller for video, sound, or
		beep commands
COM port will not work in RS422 or RS485 modes	not configured for RS422/485	correctly configure serial port in Setup program
COM port will not transmit in RS422 or RS485 mode	not enabling transmitters	control RTS* bit of Modem Control Reg- ister to enable transmitters; see Serial Port descriptions
date and time not saved when power is off	no backup battery	connect a backup battery to the Multifunc- tion connector
cannot enter BIOS	quick boot enabled with no hard drives	install JP5, reboot, and press {Del.} to enter setup.
Text-mode fonts look strange on a CRT	Flat Panel is enabled and at a different resolution than current video mode	Switch to CRT only or change Flat Panel type
Screen will not go to a high- er resolution even though display supports it.	Flat Panel is enabled and at a different resolution than current video mode	Switch to CRT only or change Flat Panel type
Interrupts not working for aDIO, Watchdog Timer, or other ISA device.	IRQ conflict with PCI bus.	Reserve interrupt as Legacy ISA in Setup.
Video appearance is un- clear	video buffer may be set to a small number, which may cause problems with higher resolutions and colors depths	set the video buffer size to a larger number

Troubleshooting a PC/104 System

If you have reviewed the preceding table and still cannot isolate the problem with your cpuModule, please try the following troubleshooting steps. Even if the resulting information does not help you find the problem, it will be very helpful if you contact technical support.

Simplify the system. Remove items one at a time and see if one particular item seems to cause the problem.

Swap components. Try replacing items in the system one-at-a-time with similar items.

How to Obtain Technical Support

If after following the above steps, you still cannot resolve a problem with your cpuModule, please assemble the following information:

- cpuModule model, BIOS version, and serial number
- list of all boards in system
- list of settings from cpuModule Setup program
- printout of autoexec.bat and config.sys files (if applicable)
- description of problem
- circumstances under which problem occurs

Then contact factory technical support:

Phone:	814 234-8087
Fax:	814 234-5218
E-mail:	tech support @rtd.com

CHAPTER 8: LIMITED WARRANTY

RTD Embedded Technologies, Inc. warrants the hardware and software products it manufactures and produces to be free from defects in materials and workmanship for one year following the date of shipment from RTD Embedded Technologies, INC. This warranty is limited to the original purchaser of product and is not transferable.

During the one year warranty period, RTD Embedded Technologies will repair or replace, at its option, any defective products or parts at no additional charge, provided that the product is returned, shipping prepaid, to RTD Embedded Technologies. All replaced parts and products become the property of RTD Embedded Technologies. Before returning any product for repair, customers are required to contact the factory for an RMA number.

THIS LIMITED WARRANTY DOES NOT EXTEND TO ANY PRODUCTS WHICH HAVE BEEN DAMAGED AS A RESULT OF ACCIDENT, MISUSE, ABUSE (such as: use of incorrect input voltages, improper or insufficient ventilation, failure to follow the operating instructions that are provided by RTD Embedded Technologies, "acts of God" or other contingencies beyond the control of RTD Embedded Technologies), OR AS A RESULT OF SERVICE OR MODIFICATION BY ANYONE OTHER THAN RTD Embedded Technologies. EXCEPT AS EXPRESSLY SET FORTH ABOVE, NO OTHER WARRANTIES ARE EXPRESSED OR IMPLIED, INCLUDING, BUT NOT LIMITED TO, ANY IMPLIED WARRANTIES OF MERCHANTABILITY AND FIT-NESS FOR A PARTICULAR PURPOSE, AND RTD Embedded Technologies EXPRESSLY DIS-CLAIMS ALL WARRANTIES NOT STATED HEREIN. ALL IMPLIED WARRANTIES, INCLUDING IMPLIED WARRANTIES FOR MECHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE, ARE LIMITED TO THE DURATION OF THIS WARRANTY. IN THE EVENT THE PRODUCT IS NOT FREE FROM DEFECTS AS WARRANTED ABOVE, THE PURCHASER'S SOLE REMEDY SHALL BE REPAIR OR REPLACEMENT AS PROVID-ED ABOVE. UNDER NO CIRCUMSTANCES WILL RTD Embedded Technologies BE LIABLE TO THE PURCHASER OR ANY USER FOR ANY DAMAGES, INCLUDING ANY INCIDEN-TAL OR CONSEQUENTIAL DAMAGES, EXPENSES, LOST PROFITS, LOST SAVINGS, OR OTHER DAMAGES ARISING OUT OF THE USE OR INABILITY TO USE THE PRODUCT.

SOME STATES DO NOT ALLOW THE EXCLUSION OR LIMITATION OF INCIDENTAL OR CONSEQUENTIAL DAMAGES FOR CONSUMER PRODUCTS, AND SOME STATES DO NOT ALLOW LIMITATIONS ON HOW LONG AN IMPLIED WARRANTY LASTS, SO THE ABOVE LIMITATIONS OR EXCLUSIONS MAY NOT APPLY TO YOU.

THIS WARRANTY GIVES YOU SPECIFIC LEGAL RIGHTS, AND YOU MAY ALSO HAVE OTHER RIGHTS WHICH VARY FROM STATE TO STATE.

RTD Embedded Technologies, Inc. 103 Innovation Blvd. State College PA 16803-0906 USA Our website: www.rtd.com

CML147786CX