

Getting Started with Quartus II Simulation Using the ModelSim-Altera Software

User Guide



101 Innovation Drive San Jose, CA 95134 www.altera.com

UG-01102-1.0

Document last updated for Altera Complete Design Suite version: Document publication date: Jun

11.0 June 2011

© 2011 Altera Corporation. All rights reserved. ALTERA, ARRIA, CYCLONE, HARDCOPY, MAX, MEGACORE, NIOS, QUARTUS and STRATIX are Reg. U.S. Pat. & Tm. Off. and/or trademarks of Altera Corporation in the U.S. and other countries. All other trademarks and service marks are the property of their respective holders as described at www.altera.com/common/legal.html. Altera warrants performance of its semiconductor products to current specifications in accordance with Altera's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Altera assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera. Altera customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.





Getting Started with Quartus II Simulation Using the ModelSim-Altera Software

The NativeLink feature of the Quartus II software allows you to control the ModelSim-Altera software from within the Quartus II software. By connecting the two tools with the NativeLink feature, the process of setting up your simulation is greatly streamlined, allowing you to focus on the simulation itself.

This user guide provides instructions for getting started with Quartus II project simulation using the ModelSim-Altera Starter Edition or ModelSim-Altera Edition software, and includes the following sections:

- "Prerequisites"
- "Starting the ModelSim-Altera Software with the Quartus II Software"
- "Setting Up EDA Tool Options" on page 1–1
- "Setting Up the Simulation" on page 1–3
- "Running ModelSim-Altera from the Quartus II Software" on page 1–4
- "Creating Stimulus Waveforms" on page 1–4
- "Modifying Stimulus Waveforms" on page 1–6
- "Starting Simulation" on page 1–7
- "Exporting Created Stimulus Waveforms as an HDL Testbench" on page 1–8

Prerequisites

You should have met the following prerequisites before performing a simulation:

- Understanding of Verilog, SystemVerilog, or VHDL hardware description language
- Completion of the "Getting Started Tutorial" in the Quartus II software

Starting the ModelSim-Altera Software with the Quartus II Software

To start the ModelSim-Altera software, follow these steps:

- 1. Unzip the provided Quartus II design example project counter.zip.
- 2. Start the Quartus II software and open the design example Quartus II project file **counter.qpf**.

Setting Up EDA Tool Options

You can specify where your third-party EDA simulators are installed with the EDA tool options settings in the Quartus II software. These settings enable you to start third-party EDA simulators from the Quartus II software.

For Windows users, the ModelSim-Altera tool path is automatically added during installation. Linux users must perform the following two steps to add the ModelSim-Altera tool path.

To set up the EDA tool options for ModelSim-Altera, follow these steps:

1. On the Tools menu of the Quartus II GUI, click **Options**. The **Options** dialog box appears. In the **Category** list, under **General**, click **EDA Tool Options**. The **EDA Tool Options** page appears (Figure 1–1).

Figure 1-1. EDA Tool Options Page (Options Dialog Box)

General	EDA Tool Options			
EDA Tool Options Fonts Headers & Footers Settings Internet Connectivity Libraries License Setup Preferred Text Editor	Specify the location of the tool executable for each third-party EDA tool-			
	EDA 1001	Location of Executable		
	LeonardoSpectrum			
	Precision Synthesis			
Processing	Synpiiry	l		
- Messages	Synplify Pro			
Suppression	Active-HDL	·		
Fonts	Riviera-PRO			
	ModelSim			
	QuestaSim			
	ModelSim-Altera	/tools/acds/11.0/modelsim_ae/bin		
	NCSIM			
	VCS			
	VCS MX			
	PrimeTime			

2. Click the **Browse** button to the right of **ModelSim-Altera** in the **EDA Tool** list to specify the location of the ModelSim-Altera executable. The path is *<ModelSim-Altera installation path>*\bin.

Setting Up the Simulation

This section guides you in setting up the simulation environment to run the ModelSim-Altera simulator on your Quartus II project.

To set up the simulation environment, follow these steps:

- 1. On the Assignments menu, click **Settings**.
- 2. In the **Settings** dialog box, under **EDA Tool Settings**, select **Simulation**. The **Simulation** page appears. (Figure 1–2).

Figure 1–2. Simulation Page (Settings Dialog Box)

General	Simulation	
Files Libraries	Specify options for generating output files for use with other EDA tools.	
Voltage	Tool name: ModelSim-Altera	~
Compilation Process Settings Early Timing Estimate	Run gate-level simulation automatically after compilation	
Incremental Compilation Physical Synthesis Optimizations	EDA Netlist Writer settings	-
EDA Tool Settings Design Entry/Synthesis	Format for output netlist: Verilog HDL Ver	
Simulation Timing Analysis	Output directory: simulation/modelsim	J
Board-Level	Map illegal HDL characters Enable glitch filtering	
VHDL Input	Options for Power Estimation	
Default Parameters	Generate Value Change Dump (VCD) file script Script Settings	
TimeQuest Timing Analyzer	Design instance name:	
Design Assistant		
Logic Analyzer Interface	More EDA Netists writer Settings	
SSN Analyzer	O None	
	Compile test bench: test_counter Test Benches	
	Use script to set up simulation:	
	O Script to compile test bench:	
	More NativeLink Settings	ר

- 3. In the **Tool name** list, select **ModelSim-Altera**. Ensure that **Run gate-level simulation automatically after compilation** box is turned off.
- Under EDA Netlist Writer settings, in the Format for output netlist list, select Verilog HDL. Ensure that the Map illegal HDL characters, Enable glitch filtering, and Generate Value Change Dump (VCD) file script boxes are turned off.
- 5. Under NativeLink settings, select None.
- **For more information about the Quartus II NativeLink feature, refer to the** *Simulating Altera Designs* chapter in volume 3 of the *Quartus II Handbook*.

Running ModelSim-Altera from the Quartus II Software

In this section, you will use Quartus II software to generate the ModelSim-Altera automation script (**.do** file) and start the ModelSim-Altera software. The script then compiles the design files, and you are ready for simulation. Follow these steps:

- 1. On the Processing menu, point to **Start**, and then click **Start Analysis & Elaboration**.
- 2. On the Tools menu, point to **Run EDA Simulation Tool** and then click **EDA RTL Simulation**. The Quartus II software starts the ModelSim-Altera simulator.

Creating Stimulus Waveforms

This section guides you in adding signals to the Wave window, creating the clock waveform, and creating the reset waveform.

Adding Signals to the Wave Window

To add signals to the Wave window, follow these steps:

- 1. In the ModelSim-Altera GUI, expand **Work** in the Library window, and then right-click **counter**.
- 2. Click Create Wave (Figure 1–3).

Three signals (**clk**, **reset**, and **count**) from the counter design example are added in the Wave window, where you can create stimulus waveforms for each signal to simulate the design. In this example, you will create stimulus waveforms for the **clk** and **reset** signals. The **count** signal is not needed and can be deleted.



Figure 1–3. Create Wave on the Shortcut Menu

3. Right-click the count signal in the Wave window, and then click Delete.

Creating the Clock Waveform

1. Right-click the **clk** signal in the Wave window, and then click **Create/Modify Waveform**. The Create Pattern Wizard appears (Figure 1–4).

Figure 1–4. Create Pattern Wizard

Generate a waveform for Any signal for the chosen	Select Pattern Patterns	Signal Name	er/clk	
The allowed patterns are: Constant Clock Random Repeater Counter	Clock Constant Random Repeater Counter	Start Time	End Time 5000	Time Unit

- 2. Under Patterns, select Clock.
- 3. For Start Time, enter 0, for End Time, enter 5000, and for Time Unit, enter ns.
- 4. Click Next.
- 5. For Clock Period, enter 100, for Time Unit enter ns, and for Duty Cycle, enter 50.

6. Click Finish.

Creating the Reset Waveform

- 1. Right-click the **reset** signal in the Wave window, and then click **Create/Modify Waveform**.
- 2. In the Create Pattern Wizard, under Patterns, select Constant.
- 3. For Start Time, enter 0, for End Time, enter 5000, and for Time Unit, enter ns.
- 4. Click Next.
- 5. Enter St0 (Strong 0) for Value.
- 6. Click Finish.
- **For more information**, refer to *Chapter 12*, *Generating Stimulus with Waveform Editor* in the *ModelSim User's Manual*. In the ModelSim-Altera software, on the Help menu, point to **PDF Documentation**, and then click **User's Manual**.

Modifying Stimulus Waveforms

To modify stimulus waveforms, follow these steps:

- 1. On the Wave menu, point to **Mouse Mode** and then click **Edit Mode**. Make sure the Wave window is activated. To activate it, click in the Wave window.
- 2. Select the **reset** signal from **0** ns to approximately **120** ns. The selection does not need to be exact (Figure 1–5).

Figure 1–5. Inverted Waveform for reset Signal



3. On the Wave menu, point to **Wave Editor**, and then click **Invert**. The **Edit Invert** dialog box appears (Figure 1–6).

Figure 1–6. Edit Invert Dialog Box

M Edit Invert		
Signal Name		
NewSig:/count	er/reset	
Start Time	End Time	Time Unit
0	120	ns 🔻
		OK Cancel

- 4. For Start Time, enter 0, for End Time, enter 120, and for Time Unit, enter ns.
- 5. Click **OK** to invert the waveform. Figure 1–7 shows the inverted waveform.

Figure 1–7. Inverted Waveform for reset Signal (0–120 ns)



Starting Simulation

To start the simulation, follow these steps:

- 1. Expand the Work library, right-click counter and click Simulate.
- 2. Drag the **count** signal from the Objects window to the Wave window.
- 3. In the Transcript window, type the command run −all ←.

After you type the run -all command, the example **counter** design is simulated with the created stimulus waveforms for the **clk** and **reset** signals. The **clk** signal is a continuous clock waveform. The **reset** signal is asserted for the first 120 ns. When the **reset** signal is deasserted after 120 ns, the counter begins to increment, once on each rising edge of **clk**. The output signal **count** produces the simulated waveform, in the Wave window, adjacent to the stimulus waveforms.

Exporting Created Stimulus Waveforms as an HDL Testbench

An HDL testbench file is typically written in the same hardware description language as your design, and interacts with your design as an instantiated module. An HDL testbench file is conceptually similar to a waveform like the one created in "Creating Stimulus Waveforms" on page 1–4, but because it is written in HDL, it is able to accommodate more complexity and flexibility than a graphical waveform.

The stimulus waveforms you created for the simulation can be exported as a HDL testbench file. You can then use the HDL testbench file to simulate your design again without manually recreating the stimulus waveforms.

To export the stimulus waveform as an HDL testbench, perform the following steps:

- 1. Click in the Wave window to ensure it is active.
- 2. On the File menu, point to **Export** and then click **Waveform**. The **Export Waveform** dialog box appears (Figure 1–8).

Figure 1–8. Export Waveform Dialog Box

M Export Waveform			
Save As C Force File C EVCD File C	VHDL Testbend	th 🖲 Verilo	g Testbench
Start Time	End Time		Time Unit
0	5000		ns 🔻
Design Unit Name			
counter			
File Name			
test			Browse
		ОК	Cancel

- 3. In the Export Waveform dialog box, under Save As, select Verilog Testbench.
- 4. For Start Time, enter 0, for End Time, enter 5000, and for Time Unit, enter ns.
- 5. In the File Name box, type the name of your testbench or click the Browse button.
- 6. Click OK.

Your testbench will be created in your *<Quartus II project folder>\simulation\modelsim* folder. You can use the testbench file for the simulation of your Quartus II design. You can use NativeLink in the Quartus II software to start the ModelSim-Altera software, where you simulate your design with the exported testbench file.

• For more information about setting up the testbench with NativeLink, refer to "Setting Up Testbench Files Using the NativeLink Feature" in *Simulating Altera Designs*.



This section provides additional information about the document and Altera.

Document Revision History

The following table shows the revision history for this document.

Date	Version	Changes
June 2011	1.0	Initial release.

How to Contact Altera

To locate the most up-to-date information about Altera products, refer to the following table.

Contact (1)	Contact Method	Address
Technical support	Website	www.altera.com/support
Technical training	Website	www.altera.com/training
	Email	custrain@altera.com
Product literature	Website	www.altera.com/literature
Non-technical support (General)	Email	nacomp@altera.com
(Software Licensing)	Email	authorization@altera.com

Note to Table:

(1) You can also contact your local Altera sales office or sales representative.

Typographic Conventions

The following table shows the typographic conventions this document uses.

Visual Cue	Meaning		
Bold Type with Initial Capital Letters	Indicate command names, dialog box titles, dialog box options, and other GUI labels. For example, Save As dialog box. For GUI elements, capitalization matches the GUI.		
bold type	Indicates directory names, project names, disk drive names, file names, file name extensions, software utility names, and GUI labels. For example, \qdesigns directory, D: drive, and chiptrip.gdf file.		
Italic Type with Initial Capital Letters	Indicate document titles. For example, Stratix IV Design Guidelines.		
	Indicates variables. For example, $n + 1$.		
italic type	Variable names are enclosed in angle brackets (< >). For example, <i><file name=""></file></i> and <i><project name="">.pof</project></i> file.		
Initial Capital Letters	Indicate keyboard keys and menu names. For example, the Delete key and the Options menu.		

Visual Cue	Meaning	
"Subheading Title"	Quotation marks indicate references to sections within a document and titles of Quartus II Help topics. For example, "Typographic Conventions."	
	Indicates signal, port, register, bit, block, and primitive names. For example, data1, tdi, and input. The suffix n denotes an active-low signal. For example, resetn.	
Courier type	Indicates command line commands and anything that must be typed exactly as it appears. For example, c:\qdesigns\tutorial\chiptrip.gdf.	
	Also indicates sections of an actual file, such as a Report File, references to parts of files (for example, the AHDL keyword SUBDESIGN), and logic function names (for example, TRI).	
4	An angled arrow instructs you to press the Enter key.	
1., 2., 3., and a., b., c., and so on	Numbered steps indicate a list of items when the sequence of the items is important, such as the steps listed in a procedure.	
	Bullets indicate a list of items when the sequence of the items is not important.	
I	The hand points to information that requires special attention.	
?	A question mark directs you to a software help system with related information.	
	The feet direct you to another document or website with related information.	
CAUTION	A caution calls attention to a condition or possible situation that can damage or destroy the product or your work.	
WARNING	A warning calls attention to a condition or possible situation that can cause you injury.	
	The envelope links to the Email Subscription Management Center page of the Altera website, where you can sign up to receive update notifications for Altera documents.	