

High Performance 32-bit Digital I/O

PCI-HPDI32A PCI64-HPDI32 PMC-HPDI32A PMC64-HPDI32

Software Development Kit SDK 5.0.0 Reference Manual

Manual Revision: August 18, 2005

General Standards Corporation 8302A Whitesburg Drive Huntsville, AL 35802 Phone: (256) 880-8787 Fax: (256) 880-8788 URL: http://www.generalstandards.com/ E-mail: sales@generalstandards.com E-mail: support@generalstandards.com

HPDI32, Software Development Kit, Reference Manual

Preface

Copyright ©2005, **General Standards Corporation**

Additional copies of this manual or other literature may be obtained from:

General Standards Corporation

8302A Whitesburg Drive Huntsville, Alabama 35802 Phone: (256) 880-8787 FAX: (256) 880-8788 URL: http://www.generalstandards.com/ E-mail: sales@generalstandards.com

General Standards Corporation makes no warranty of any kind with regard to this material, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose. Although extensive editing and reviews are performed before release to ECO control, **General Standards Corporation** assumes no responsibility for any errors that may exist in this document. No commitment is made to update or keep current the information contained in this document.

General Standards Corporation does not assume any liability arising out of the application or use of any product or circuit described herein, nor is any license conveyed under any patent rights or any rights of others.

General Standards Corporation assumes no responsibility for any consequences resulting from omissions or errors in this manual or from the use of information contained herein.

General Standards Corporation reserves the right to make any changes, without notice, to this product to improve reliability, performance, function, or design.

ALL RIGHTS RESERVED.

The Purchaser of this software may use or modify in source form the subject software, but not to re-market or distribute it to outside agencies or separate internal company divisions. The software, however, may be embedded in the Purchaser's distributed software. In the event the Purchaser's customers require the software source code, then they would have to purchase their own copy of the software.

General Standards Corporation makes no warranty of any kind with regard to this software, including, but not limited to, the implied warranties of merchantability and fitness for a particular purpose and makes this software available solely on an "as-is" basis. **General Standards Corporation** reserves the right to make changes in this software without reservation and without notification to its users.

The information in this document is subject to change without notice. This document may be copied or reproduced provided it is in support of products from **General Standards Corporation**. For any other use, no part of this document may be copied or reproduced in any form or by any means without prior written consent of **General Standards Corporation.**

GSC is a trademark of **General Standards Corporation**.

PLX and PLX Technology are trademarks of PLX Technology, Inc.

Table of Contents

Table of Figures

1. Introduction

This reference manual applies to SDK release version 5.0.0.

1.1. Purpose

The purpose of this document is to describe the Application Programming Interface to the HPDI32 Software Development Kit. This software provides the interface between "Application Software" and the HPDI32 board. The interface provided by the SDK is based on the board's functionality.

1.2. Acronyms

The following is a list of commonly occurring acronyms used throughout this document.

1.3. Definitions

The following is a list of commonly occurring terms used throughout this document.

1.4. Installation

Installation instructions for the SDK are provided in separate, operating system specific setup guides.

1.5. Application Programming Interface

The SDK API is defined in the four header files listed below. These C language headers are C++ compatible. The only header that need be included by HPDI32 applications is hpdi32_api.h. The API consists of macros, data types, function calls and parameter definitions. These are described in other sections of this document. The headers define numerous items in addition to those described in this document. These additional items are provided without documentation. All software components of the API begin with a prefix of HPDI32 or GSC (both appear with upper and lower case letters). The table below indicates where to look for any particular item's definition.

1.6. Software Overview

The software interface to the HPDI32 consists of a Device Driver and an API Library; the primary components of the SDK. The Device Driver operates under control of the operating system and must be loaded and running in order to access any installed HPDI32 devices. The interface provided by the API Library is based on the board's functionality and is organized around the HPDI32's set of main hardware features. The general categories are as follows and permit access to and manipulation of virtually every feature available on the board.

- General Access Services (API Status, Version Numbers, Board Count, Open, Close, …)
- Cable Interface Configuration
- FIFO Configuration
- Data Input and Output Configuration
- General Purpose Input and Output Configuration
- Interrupt Configuration
- Other Miscellaneous Configuration
- Register read and write operations
- **Receiver Configuration**
- Transmitter Configuration

All HPDI32 features are individually accessible via a generalized configuration service. For each parameter, as appropriate, the API includes a set of support macros. These include setting options (i.e. defaults and acceptable values), quick access retrieval macros, and quick access manipulation macros. All are described later in this document.

1.6.1. Software Architecture

An application communicates with an HPDI32 using the driver and library described briefly above. Any number of applications may make simultaneous use of the library and each use is totally independent, unless specifically designed to do otherwise. Each instance provides access to at most 32 different HPDI32 devices. The diagram below describes the components and how they fit together.

NOTE: While multiple applications can gain access to the same device, this is discouraged since the driver maintains resources and settings per device rather than per application or device handle.

1.7. Hardware Overview

The HPDI32 is a high-performance 32-bit parallel digital I/O interface board. The host side connection is PCI based and is either 32-bit or 64-bit according to the model ordered. The external I/O interface varies per model ordered. The board is capable of transmitting or receiving data at up to 200 Mbytes per second over an external I/O interface, depending on the model ordered. Onboard transmit and receive FIFOs of up to 128k data values each, buffer transfer data between the PCI bus and the cable interface. This allows the HPDI32 to maintain maximum bursts on the cable interface (at least up to the depth of the FIFOs) independent of the PCI bus interface. The onboard FIFOs can also be used to buffer data between the cable interface and the PCI bus to maintain a sustained data throughput for real-time applications.

The HPDI32 offers a half-duplex external I/O interface. The board can either transmit or receive data, but it cannot do both simultaneously. In addition to the 32 synchronous data I/O lines, the external interface includes a set of configurable flow control signals. Some of these can also be configured as discrete I/O. The board accommodates a wide range of applications. This range extends from sending or receiving relatively small blocks of data on demand, to sending or receiving large continuous streams of data for an extended period. Once a data link is established, the data is transferred to/from host memory by simply writing to or reading from the onboard FIFOs. The board has an advanced PCI interface engine, which provides for increased data throughput via DMA.

NOTE: PCI form factor boards with a 32-bit PCI interface can be used interchangeably in 64-bit PCI slots, and vise-versa. However, the performance improvements associated with the 64-bit PCI interface can be achieved only when a 64-bit board is used in a 64-bit slot.

1.8. Code Samples

All of the code samples in this manual are included in the hpdi32 dsl library along with their C source files. The examples given are notably simplistic, but are provided to illustrate use rather than accomplishment of broader tasks.

1.9. Performance Factors

The HPDI32 is designed for high performance data transfer. In many instances the form factor, the cable clock rate and the external interface transceivers are dictated by the application. The performance variables that remain are the PCI Bus width and the FIFO sizes. If the application doesn't mandate the PCI bus width, then going with an HPDI32 with a 64-bit bus has the potential for better performance and/or higher bus utilization efficiency. The peak

transfer rates across the PCI bus are 528MB/S for the 64-bit PCI bus and 132MB/S for the 32-bit bus (64-bits @ 66MHz vs. 32-bits @ 33MHz). Actual performance can be drastically different for many reasons. Otherwise, the remaining performance variable is the FIFO size. As FIFO sizes increase, so do throughput rates. In many cases a 32-bit board with larger FIFOs outperforms 64-bit boards with smaller FIFOs. The processor board the HPDI32 is plugged into, and its supporting chip set, also have significant affects on performance.

1.10. Reference Material

The following reference material may be of particular benefit in using the HPDI32 and this SDK. The specifications provide the information necessary for an in-depth understanding of the specialized features implemented on this board.

- The applicable *HPDI32 User Manual* from General Standards Corporation.
- The *PCI9080 PCI Bus Master Interface Chip* data handbook from PLX Technology, Inc. (for 32-bit PCI interface boards) *
- The *PCI9656 PCI Bus Master Interface Chip* data handbook from PLX Technology, Inc. (for 64-bit PCI interface boards) *

* PLX data books are available from PLX at the following location.

PLX Technology Inc. 870 Maude Avenue Sunnyvale, California 94085 USA Phone: 1-800-759-3735 WEB: http://www.plxtech.com/

2. Operation

The purpose of this section is to provide information on the operation of the HPDI32 and the API. This is not intended to be comprehensive. It is intended to give a basic understanding of the board and the software while addressing some issues relating to their use.

2.1. Transmitter Operation

The transmitter is that portion of the HPDI32 responsible for sending data out over the cable interface. The transmitter consists of numerous hardware features that operate under control of the SDK and the application. The hardware portion includes a clock, data FIFOs, firmware registers, control logic, and cable signal transceivers. The SDK portion consists of function calls, parameter identifiers, and parameter values. Together these components permit applications to feed data to the transmitter, and give applications control over how the transmitter controls data flow out the cable interface. An overall depiction is given in [Figure 1.](#page-13-1) Some general guidelines for using the transmitter are as follows. Each of these steps is further explained in subsequent paragraphs.

- 1. Identify the basic nature of the data's organization; continuous stream or a sequence of frames.
- 2. Identify the cable signals needed, how each will be used, and how each will operate.
- 3. Configure the cable signals according to how each will be used.
- 4. Configure the cable signal parameters so that each signal has the desired operating characteristics.
- 5. Identify how overall data flow will be started and stopped; remote, local (automatic and/or manual).
- 6. Configure the device according to how overall data flow will be started and stopped.
- 7. Configure the I/O write parameters.
- 8. Enable the transmitter.
- 9. Write data to the device.
- 10. As appropriate, perform any manual steps to start or stop data flow.

Figure 1 A depiction of the HPDI32 Transmitter.

2.1.1. Data Organization

The HPDI32 transmitter supports two basic data organization schemes; a structured stream of frames divided into lines, and an unstructured continuous data stream. The structured format divides the overall data stream into a series of data frames, with each frame further divided into a series of data lines. Each line may be preceded by a fixed time delay in which no data is transmitted. In the unstructured format, data appears on the cable when it is available for transmission without delay. By far, most HPDI32 applications have employed an unstructured data stream. For this reason the cable signal descriptions that follow assume the use of an unstructured data stream.

2.1.2. Cable Signals - continuous unstructured data stream

then the Rx Ready signal must be used as the Remote Throttle input. Otherwise the Rx Ready signal can be ignored For continuous unstructured data streams, some cable signals are required and some can be ignored or used for GPIO. The Tx Clock and Tx Data signals are always required. The Frame Valid signal is needed while the Line Valid and Status valid signals can be ignored or used for GPIO. If the remote device will be controlling data flow, or used as GPIO. The Tx Enabled signal can be used to indicate when the transmitter is enabled, if desired, or it can be ignored or used as GPIO. Also, the Tx Ready signal can be used to indicate when the transmitter has data, if desired, or it too can be ignored or used as GPIO.

that they are unused by the transmitter. The easiest way to do this is to configure the unused signals as general purpose inputs. Signal configuration is described below. The simplest configuration usable for a continuous unstructured data stream is illustrated in [Figure 2.](#page-14-1) This configuration uses the Tx Clock, Tx Data and Frame Valid signals, while all of the other transmitter signals are unused. Even in this simplest configuration the unused signals must be configured, though they are configured so

Figure 2 A simple continuous unstructured data stream cable configuration.

2.1.2.1. Tx Clock

The Tx Clock output signal is the clock that synchronizes the transmitter logic and which clocks data out the cable interface. This clock is derived from the on-board oscillator, which is fed through the Tx Clock Divider. If the divider is zero, then the Tx Clock frequency equals the on-board oscillator frequency. Otherwise the Tx Clock frequency is governed by the formula $F_{Txc} = F_{Osc}$ / (Div \star 2). In the formula, F_{Txc} is the Tx Clock frequency, F_{Osc} is the on-board oscillator frequency, and Div is the Tx Clock Divider value. The Tx Clock signal is driven on the cable interface only when the transmitter is enabled. When the transmitter is disabled the signal is not driven by the HPDI32. For enabling and disabling the transmitter, refer to ["Enable"](#page-18-1) on page [19.](#page-18-1)

The Tx [Clock](#page-97-1) Divider is configurable. For details on setting the divider refer to "Transmitter Parameter: Tx Clock [Divider"](#page-97-1) on page [98.](#page-97-1) The divider can most easily be set using the utility macro HPDI32 TX CLOCK DIVIDER SET(h,s). In the macro, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). Also, s is the divider value to apply and is limited to the range zero to 0xFFFF. A return value of GSC_SUCCESS indicates that the operation was successful. Using the above formula with a 20MHz on-board oscillator, a divider value of two will produce a Tx Clock frequency of 5MHz. Likewise, a divider of ten will result in a 1MHz Tx Clock.

2.1.2.2. Tx Data

The Tx Data output signals are synchronized with the Tx Clock to transmit 32-bits of parallel data. The transmitter clocks out the data on Tx Clock's rising edge. See [Figure 3.](#page-15-1) The transmitter hardware has a 32-bit data path, including the FIFOs and the cable transceivers. When the source data is less than 32-bits wide, it is aligned with the D0 bit and passed through the transmitter as full 32-bit data words. When the source data is 8-bits wide it appears on cable signals D0 through D7. The upper 24 data signals can be ignored, though they are driven by the transmitter. When the source data is 16-bits wide it appears on cable signals D0 through D15. The upper 16 data signals can be ignored, though they are driven by the transmitter. The Tx Data signals are driven on the cable interface only when the transmitter is enabled. When the transmitter is disabled the signals are not driven by the HPDI32. For enabling and disabling the transmitter, refer to ["Enable"](#page-18-1) on page [19.](#page-18-1)

Figure 3 Tx Data is synchronized with Tx Clock.

The cable data size is configurable. For details refer to ["I/O Parameter: Data Size"](#page-79-1) on page [80.](#page-79-1) The data size can most easily be set via the utility macros HPDI32_IO_DATA_SIZE__TX_32/16/8(h) to specify the data size as 32, 16 or eight bits, respectively. In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful.

2.1.2.3. Tx Enabled

The Tx Enabled output signal reflects the enabled state of the transmitter. This signal is not required for Flow Control of continuous unstructured data streams so applications may instead configure it as GPIO so that it is ignored by the transmitter. As a Flow Control signal, Tx Enabled is driven high when the transmitter is enabled and is driven low when disabled (see the note below for alternation operation). The signal changes state as the transmitter is enabled or disabled and is not synchronized with Tx Clock. Refer to [Figure 4.](#page-15-2) For enabling and disabling the transmitter, refer to ["Enable"](#page-18-1) on page [19.](#page-18-1)

Figure 4 The Tx Enabled signal reflects the transmitter enable state (default configuration).

NOTE: An alternative option configures Tx Enabled so that it is tri-stated when the transmitter is disabled. Refer to "Tx/Rx [Enabled Tri-State"](#page-19-1) on page [20.](#page-19-1)

The Tx Enabled signal refers to the Cable Command 5 signal when configured to operate in its Flow Control mode. For details on setting the mode refer to "[Cable Parameter: Command Mode"](#page-71-1) on page [72.](#page-71-1) The mode can most easily be set via the utility macros HPDI32_CABLE_COMMAND_MODE__TE_FC/IN/LOW/HI(h) to set the mode to Flow Control (Tx Enabled), a general purpose input, a general purpose output driven low, or a general purpose output driven high, respectively. In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful. To configure the signal so that it can be ignored altogether, configure it as a general purpose input.

2.1.2.4. Tx Ready

The Tx Ready output signal reflects the availability of data from the transmitter. This signal is not required for Flow Control of continuous unstructured data streams so applications may instead configure it as GPIO so that it is ignored by the transmitter. As a Flow Control signal, Tx Ready is driven high when the Tx FIFO is empty and is driven low when the Tx FIFO has data. Refer to [Figure 5.](#page-16-1) The signal state changes are not synchronized with Tx Clock. The Tx Ready signal is driven on the cable interface only when the transmitter is enabled. When the transmitter is disabled the signal is not driven by the HPDI32. For enabling and disabling the transmitter, refer to ["Enable"](#page-18-1) on page [19.](#page-18-1)

Figure 5 The Tx Ready signal reflects the Tx FIFO empty state.

The Tx Ready signal refers to the Cable Command 4 signal when configured to operate in its Flow Control mode. For details on setting the mode refer to "[Cable Parameter: Command Mode"](#page-71-1) on page [72.](#page-71-1) The mode can most easily be set via the utility macros HPDI32_CABLE_COMMAND_MODE__TR_FC/IN/LOW/HI(h) to set the mode to Flow Control (Tx Ready), a general purpose input, a general purpose output driven low, or a general purpose output driven high, respectively. In the macros, h is the device handle obtained from hpdi32 open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful. To configure the signal so that it can be ignored altogether, configure it as a general purpose input.

2.1.2.5. Frame Valid

The Frame Valid output signal reflects the activity of the data transmission process. When the Line Valid and Status Valid signals are not used for Flow Control, then Frame Valid effectively reflects valid transmit data being presented at the cable interface. The Frame Valid signal is required for Flow Control of continuous unstructured data streams so applications must not configure it as GPIO. As a Flow Control signal, Frame Valid is driven high when the transmission process is active and is driven low when the transmission process is idle. Refer to [Figure 6.](#page-16-2) The signal is synchronized with Tx Clock and changes state on the clock's rising edge. The Frame Valid signal is driven on the cable interface only when the transmitter is enabled. When the transmitter is disabled the signal is not driven by the HPDI32. For enabling and disabling the transmitter, refer to ["Enable"](#page-18-1) on page [19.](#page-18-1)

Figure 6 The Frame Valid signal reflects the data transmission process.

The Frame Valid signal refers to the Cable Command 0 signal when configured to operate in its Flow Control mode. For details on setting the mode refer to "[Cable Parameter: Command Mode"](#page-71-1) on page [72.](#page-71-1) The mode can most easily be set via the utility macros HPDI32 CABLE COMMAND MODE FV $FC/IN/LOW/HI$ (h) to set the mode to Flow Control (Frame Valid), a general purpose input, a general purpose output driven low, or a general purpose output driven high, respectively. In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful. To configure the signal so that it can be ignored altogether, configure it as a general purpose input.

2.1.2.6. Line Valid

The Line Valid signal output reflects valid transmit data being presented at the cable interface. This signal is not required for Flow Control of continuous unstructured data streams so applications should configure it as GPIO so that it is ignored by the transmitter. As a Flow Control signal, Line Valid is driven high when valid transmit data is presented at the cable interface and is driven low otherwise (see below for additional information). Refer to [Figure](#page-17-1) [7.](#page-17-1) The signal is synchronized with Tx Clock and changes state on the clock's rising edge. The Line Valid signal is driven on the cable interface only when the transmitter is enabled. When the transmitter is disabled the signal is not driven by the HPDI32. For enabling and disabling the transmitter, refer to ["Enable"](#page-18-1) on page [19.](#page-18-1)

Figure 7 The Line Valid signal reflects valid transmit data being presented at the cable interface.

The Line Valid signal refers to the Cable Command 1 signal when configured to operate in its Flow Control mode. For details on setting the mode refer to "[Cable Parameter: Command Mode"](#page-71-1) on page [72.](#page-71-1) The mode can most easily be set via the utility macros HPDI32_CABLE_COMMAND_MODE__LV_FC/IN/LOW/HI(h) to set the mode to Flow Control (Line Valid), a general purpose input, a general purpose output driven low, or a general purpose output driven high, respectively. In the macros, h is the device handle obtained from hpdi32 open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful. To configure the signal so that it can be ignored altogether, configure it as a general purpose input. When configured for Flow Control, the Line Valid timing must be configured. For details refer to ["Transmitter Parameter: Line Valid](#page-99-1) On Count" (page [100\)](#page-99-1) and ["Transmitter](#page-99-2) [Parameter: Line Valid Off Count"](#page-99-2) (page [100\)](#page-99-2). The operation of Line Valid is also affected by the configuration of the Status Valid signal (see the next subsection).

2.1.2.7. Status Valid

The Status Valid output signal reflects valid status data being presented at the cable interface. This signal is not required for Flow Control of continuous unstructured data streams so applications should configure it as GPIO so that it is ignored by the transmitter. As a Flow Control signal, Status Valid is driven high when valid status data is presented at the cable interface and is driven low otherwise (see below for additional information). Refer to [Figure](#page-17-2) [8.](#page-17-2) The signal is synchronized with Tx Clock and changes state on the clock's rising edge. The Status Valid signal is driven on the cable interface only when the transmitter is enabled. When the transmitter is disabled the signal is not driven by the HPDI32. For enabling and disabling the transmitter, refer to ["Enable"](#page-18-1) on page [19.](#page-18-1)

Figure 8 The Status Valid signal reflects valid status data being presented at the cable interface.

The Status Valid signal refers to the Cable Command 2 signal when configured to operate in its Flow Control mode. For details on setting the mode refer to "[Cable Parameter: Command Mode"](#page-71-1) on page [72.](#page-71-1) The mode can most easily be set via the utility macros HPDI32_CABLE_COMMAND_MODE__SV_FC/IN/LOW/HI(h) to set the mode to Flow Control (Status Valid), a general purpose input, a general purpose output driven low, or a general purpose output driven high, respectively. In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful. To configure the signal so that it can be ignored altogether, configure it as a general purpose input. When configured for Flow Control, the Status Valid signal must be configured. For details refer to ["Transmitter Parameter: Status Valid Count"](#page-101-1) (page [102\)](#page-101-1) and "Transmitter Parameter: Status Valid Mirror" (page [103\)](#page-102-1). The configuration of the Status Valid signal has an affect on the Line Valid signal (see the previous subsection).

2.1.2.8. Rx Ready

The Rx Ready input signal may be used by receiving devices to pause the flow of data from the HPDI32 transmitter. This signal is optional for Flow Control of continuous unstructured data streams so applications may instead configure it as GPIO so that it is ignored by the transmitter. As a Flow Control signal, Rx Ready is driven high to permit data flow and is driven low to pause data flow (see below for additional information). Refer to [Figure 9.](#page-18-2) The

signal is synchronized with Tx Clock such that state changes are clocked in on the clock's rising edge. The Rx Ready input signal is driven by the receiving device, and not by the HPDI32 transmitter.

Figure 9 The receiving device can drive the Rx Ready signal to control data flow.

The Rx Ready signal refers to the Cable Command 3 signal when configured to operate in its Flow Control mode. For details on setting the mode refer to "[Cable Parameter: Command Mode"](#page-71-1) on page [72.](#page-71-1) The mode can most easily be set via the utility macros HPDI32_CABLE_COMMAND_MODE__RR_FC/IN/LOW/HI(h) to set the mode to Flow Control (Rx Ready), a general purpose input, a general purpose output driven low, or a general purpose output driven high, respectively. In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful. To configure the signal so that it can be ignored altogether, configure it as a general purpose input. When configured for Flow Control, the transmitter must be configured to utilize Rx Ready. Otherwise, the transmitter will ignore the Rx Ready input. For additional details refer to ["Remote Throttle"](#page-19-2) on page [20.](#page-19-2)

2.1.3. Control Options - continuous unstructured data stream

The following transmitter control options are discussed from the perspective of sending data via a continuous, unstructured data stream.

2.1.3.1. Enable

data transmission will stop. The transmitter can most easily be enabled and disabled via the utility macros HPDI32 TX_ENABLE__YES(h) and HPDI32_TX_ENABLE__NO(h), respectively (see ["Transmitter](#page-98-1) [Paramet](#page-98-1)er: Tx Enable" on page 99). In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC SUCCESS indicates that the operation was successful. This option is used to enable and disable the transmitter. When enabled, the transmitter is able to send data out over the cable interface, and will do so according to related control options. That is, the transmitter will send data when directed to do so. The related control options are discussed below. When disabled, the transmitter is unable to transmit data over the cable interface. If data is being transmitted at the time the transmitter becomes disabled, then

2.1.3.2. Auto Start

the API will automatically initiate data transmission as data is being written (see hpdi32 write() on page [67\)](#page-66-1). The Auto Start feature uses the ["Flow Control"](#page-19-3) *enable* option (page [20\)](#page-19-3) to initiate data transmission. If Auto Start is disa bled, then data flow must be controlled either manually via the ["Flow Control"](#page-19-3) option (page [20\)](#page-19-3) or remotely via the "Remote Throttle" option (page [20\)](#page-19-2). Auto Start can most easily be enabled and disabled via the utility macros HPDI32 TX AUTO START YES(h) and HPDI32 TX AUTO START NO(h), respectively (see "Transm[itter Parameter: Auto Start"](#page-96-1) on page [97\)](#page-96-1). In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful. This control option is used to tell the API to automatically begin data transmission over the cable interface when data is written to the HPDI32. If this option is enabled and the transmitter is enabled (see ["Enable"](#page-18-1) on page [19\)](#page-18-1), then

2.1.3.3. Auto Stop

This control option is available on current firmware versions, and should always be disabled. This option is presented here for completeness sake only. When the Auto Stop feature is available in firmware, disabling it could interfere with proper data flow. This option can most easily be enabled and disabled via the utility macros HPDI32 TX AUTO STOP YES(h) and HPDI32 TX AUTO STOP NO(h), respectively (see ["Transmitter](#page-97-2) [Parameter: Auto Stop"](#page-97-2) on page [98\)](#page-97-2). In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful.

2.1.3.4. Flow Control

This option is used for local, manual control to permit or pause data flow over the cable interface. If the transmitter is enabled (see ["Enable"](#page-18-1) on page [19\)](#page-18-1) and data is in the Tx FIFO (see hpdi32 write () on page [67\)](#page-66-1), then data tran smission over the cable interface will begin when this option is enabled. Data transmission will pause when this option is disabled. This option can most easily be used to start and stop data flow via the utility macros HPDI32 TX FLOW CONTROL START(h) and HPDI32 TX FLOW CONTROL STOP(h), respectively (see "Tr[ansmitter Parameter: Flow Control"](#page-98-2) on page [99\)](#page-98-2). In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful.

features should generally not be used at the same time. **NOTE:** This option operates in parallel with the ["Remote Throttle"](#page-19-2) option (page [20\)](#page-19-2). These two

2.1.3.5. Remote Throttle

This opt ion configures the transmitter to use or not use the ["Rx Ready"](#page-17-3) cable signal (page [18\)](#page-17-3). If this option is enabled, and the ["Rx Ready"](#page-17-3) signal is configured for Flow Control, then the transmitter will use that signal to either permit or pause data transmission over the cable interface. This makes it possible for the receiving device to pause data transfer as needed. When properly configured, the receiving device must drive the ["Rx Ready"](#page-17-3) signal appropriately to affect the flow of data. This option can most easily be enabled and disabled via the utility macros HPDI32 TX REMOTE THROTTLE ENABLE(h) and HPDI32 TX REMOTE THROTTLE DISABLE(h), respectively (see ["Transmitter Parameter: Remote Throttle"](#page-100-1) on page [101\)](#page-100-1). In the macros, h is the device handle obtained from hpdi32 open () (page [59\)](#page-58-1). A return value of GSC SUCCESS indicates that the operation was successful.

NOTE: For the remote throttling feature to function properly this option must be enabled and the ["Rx Ready"](#page-17-3) signal (page [18\)](#page-17-3) must be configured for Flow Control. Otherwise, the remote throttling feature will not operate properly.

NOTE: This option operates in parallel with the ["Flow Control"](#page-19-3) option (page [20\)](#page-19-3). These two features should generally not be used at the same time.

2.1.3.6. Tx Overrun

This control option is available via the API, though it is rarely needed or used. This option is presented here for completeness sake only. This option is used to report cases where data has been written to the Tx FIFO when it was already full. This circumstance can occur only when applications write directly to the Tx FIFO or when applications use non-Demand Mode DMA (page 82) with the Manual DMA Control Mode option (page [81\)](#page-80-1). Otherwise, the API prevents the Tx FIFO from being overfilled. This option can both report the overflow condition and clear the condition. This option can most easily be used to query for an overflow via the utility macro HPDI32_TX_OVERRUN_GET(h,g) (see ["Transmitter Parameter: Tx](#page-100-2) Overrun" on page [101\)](#page-100-2). If the value returned for g equals HPDI32_TX_OVERRUN_YES, then an overflow has occurred. An overflow can most easily be cleared via the utility macro HPDI32 TX OVERRUN CLEAR(h). In the macros, h is the device handle obtained from hpdi32 open() (page 59), and g is the value reported for a query. A return value of GSC_SUCCESS indicates that the operation was successful.

2.1.3.7. Tx/Rx Enable d Tri-State

This option controls how the ["Tx En](#page-15-3)abled" signal (page 16) is driven when the transmitter is disabled. Ordinarily, the signal is driven all the time, even when the transmitter is disabled. With this control option however, the signal

can be tri-stated when the transmitter is disabled. The signal's state when the transmitter is disabled can most easily be tri-stated or driven low via the utility macros HPDI32 MISC TX RX TRI STATE YES(h) and HPDI32 MISC TX RX TRI STATE NO(h), respectively (see ["Miscellaneous Parameter: Tx/Rx Tri-State"](#page-93-1) on page [94\)](#page-93-1). In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC SUCCESS indicates that the operation was successful.

NOTE: This option affects both the ["Tx Enabled"](#page-15-3) signal (page [16\)](#page-15-3) and the ["Rx Enabled"](#page-23-1) signal (page [24\)](#page-23-1).

2.2. Transmitter Setup

The below outlines the basic steps needed to setup the HPDI32 for transmission to a receiving device. Follow these simple steps to help establish communications between the HPDI32 as a transmission device and a remote data reception device.

- 1. Configure the HPDI32 for data transmission as outlined in the following subsection. This includes enabling the transmitter.
- 2. Configure the remote device as needed for data reception operations.
- 3. The remote device should now be ready to receive data.
- 4. Initiate data transmission from the HPDI32 as appropriate.

2.3. Transmitter Configuration

The below guidelines give an overview of the programming steps needed to configure the HPDI32 transmitter to send data out over the cable interface.

- 1. Return the API and the device to a known state by calling hpdi32_init() (page [55\)](#page-54-1). This places the API and the HPDI32 in the same state it was in when first opened.
- macros (page [89\)](#page-88-1). 2. Configure the Miscellaneous Parameters, which can be done using the many HPDI32 MISC XXX()
- 3. Configure the Cable Parameters, which can be done using the many HPDI32_CABLE_XXX() macros (page [71\)](#page-70-1).
- 4. Configure the FIFO Parameters, which can be done using the many HPDI32_FIFO_XXX() macros (page [73\)](#page-72-1).
- 5. Configure the I/O Parameters, which can be done using the many $HPDI32$ IO XXX() macros (page [76\)](#page-75-1).
- 6. Configure the Transmitter Parameters, which can be done using the many HPDI32_TX_XXX() macros (page [97\)](#page-96-2). Enabling the transmitter is generally a very last step.
- 7. Configure the Interrupt Parameters, which can be done using the many HPDI32_IRQ_XXX() macros (page [86\)](#page-85-1).
- 8. Write the desired data to the device. Refer to hpdi32 write () on page [67.](#page-66-1)

2.4. Receiver Operation

The receiver is that portion of the HPDI32 responsible for receiving data in from the cable interface. The receiver consists of numerous hardware features that operate under control of the SDK and the application. The hardware portion includes data FIFOs, firmware registers, control logic, and cable signal transceivers. The SDK portion consists of function calls, parameter identifiers, and parameter values. Together these components permit applications to retrieve data from the receiver as it is captured over the cable interface. An overall depiction is given in [Figure 10.](#page-21-1) Some general guidelines for using the receiver are as follows. Each of these steps is further explained in subsequent paragraphs.

- 1. Identify the basic nature of the data's organization; continuous stream or a sequence of frames.
- 2. Identify the cable signals needed, how each will be used, and how each will operate.
- 3. Configure the cable signals according to how each will be used.
- 4. Configure the cable signal parameters so that each signal has the desired operating characteristics.
- 5. Identify if and how overall data flow will be permitted or paused.
- 6. Configure the device according to how overall data flow will be permitted or paused.
- 7. Configure the I/O read parameters.
- 8. Enable the receiver.
- 9. Read data from the device.

Figure 10 A depiction of the HPDI32 Receiver.

2.4.1. Data Organization

The HPDI32 receiver supports two basic data organization schemes; a structured stream of frames divided into lines, and an unstructured continuous data stream. The structured format divides the overall data stream into a series of data frames, with each frame further divided into a series of data lines. In the unstructured format, data is captured without regard to such boundaries. By far, most HPDI32 applications have employed an unstructured data stream. For this reason the cable signal descriptions that follow assume the use of an unstructured data stream.

2.4.2. Cable Signals - continuous unstructured data stream

For continuous unstructured data streams, some cable signals are required and some can be ignored or used for GPIO. The Rx Clock and Rx Data signals are always required. The Frame Valid signal is needed while the Line Valid and Status valid signals can be ignored or used for GPIO. If the remote device can be paused, then the Rx Ready signal may be used as the Remote Throttle output. Otherwise the Rx Ready signal can be ignored or used as GPIO.

The simplest configuration usable for a continuous unstructured data stream is illustrated in [Figure 11.](#page-22-1) This configuration uses the Rx Clock, Rx Data and Frame Valid signals, while all of the other receiver signals are unused. Even in this simplest configuration the unused signals must be configured, though they are configured so that they are unused by the receiver. The easiest way to do this is to configure the unused signals as general purpose inputs. Signal configuration is described below.

Figure 11 A simple continuous unstructured data stream cable configuration.

2.4.2.1. Rx Clock

The Rx Clock input signal is the clock that synchronizes the receiver logic and which clocks data in from the cable interface. The Rx Clock must be provided by the remote transmitting device. The input is ignored whe n the receiver is disabled and must be driver when the receiver is enabled. For enabling and disabling the receiver, refer to ["Enable"](#page-25-1) on page [26.](#page-25-1)

2.4.2.2. Rx Data

[Figure 12.](#page-23-2) The receiver hardware has a 32-bit data path, including the FIFOs and the cable transceivers. When the source data is less than 32-bits wide, it is aligned with the D0 bit and passed through the receiver as full 32-bit data words. When the source data is 8-bits wide it appears on cable signals D0 through D7. The upper 24 data signals are recorded, but can be ignored. When the source data is 16-bits wide it appears on cable signals D0 through D15. The The Rx Data input signals are synchronized with the Rx Clock to record 32-bits of parallel data. The receiver clocks in the data on Rx Clock's falling edge. The transmitting device clocks out the data on the clock's rising edge. See upper 16 data signals are recorded, but can be ignored. The Rx Data signals are ignored when the receiver is disabled and must be driver when the receiver is enabled. For enabling and disabling the receiver, refer to ["Enable"](#page-25-1) on page [26.](#page-25-1)

Figure 12 Rx Data is synchronized with Rx Clock.

The cable data size is configurable. For details refer to ["I/O Parameter: Data Size"](#page-79-1) on page [80.](#page-79-1) The data size can most easily be set via the utility macros HPDI32_IO_DATA_SIZE__RX_32/16/8(h) to specify the data size as 32, 16 or eight bits, respectively. In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful.

2.4.2.3. Rx Enabled

The Rx Enabled outp ut signal reflects the enabled state of the receiver. This signal is not required for Flow Control of continuous unstru ctured data streams so applications may instead configure it as GPIO so that it is ignored by the receiver. As a Flow Control signal, Rx Enabled is driven high when the receiver is enabled and is driven low when disabled (see the note below for alternation operation). The signal changes state as the receiver is enabled or disabled and is not synchronized with Rx Clock. Refer to [Figure 13.](#page-23-3) For enabling and disabling the receiver, refer to ["Enable"](#page-25-1) on page [26.](#page-25-1)

Figure 13 The Rx Enabled signal reflects the receiver enable state (default configuration).

NOTE: An alternative option configures Rx Enabled so that it is tri-stated when the receiver is disabled. Refer to "Tx/Rx [Enabled Tri-State"](#page-26-1) on page [27.](#page-26-2)

Flow Control (Rx Enabled), a general purpose input, a general purpose output driven low, or a general purpose output driven high, respectively. In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful. To configure the signal so that it can be ignored altogether, configure it as a general purpose input. The Rx Enabled signal refers to the Cable Command 6 signal when configured to operate in its Flow Control mode. For details on setting the mode refer to "[Cable Parameter: Command Mode"](#page-71-1) on page [72.](#page-71-1) The mode can most easily be set via the utility macros HPDI32_CABLE_COMMAND_MODE__RE_FC/IN/LOW/HI(h) to set the mode to

2.4.2.4. Frame Valid

The Frame Valid input signal reflects the activity of the data reception process. When the Line Valid and Status Valid signals are not used for Flow Control, then Frame Valid effectively reflects valid receive data being available at the cable interface. The Frame Valid signal is required for Flow Control of continuous unstructured data streams so applications must not configure it as GPIO. As a Flow Control signal, Frame Valid is driven high when the reception process is active and is driven low when the reception process is idle. Refer to [Figure 14.](#page-24-1) The signal is synchronized with Rx Clock. Frame Valid should change state on the clock's rising edge as it is clocked in on the clock's falling edge. The Frame Valid signal is ignored when the receiver is disabled and must be driver when the receiver is enabled. For enabling and disabling the receiver, refer to ["Enable"](#page-25-1) on page [26.](#page-25-1)

Figure 14 The Frame Valid signal reflects the data reception process.

The Frame Valid signal refers to the Cable Command 0 signal when configured to operate in its Flow Control mode. For details on setting the mode refer to "[Cable Parameter: Command](#page-71-1) Mode" on page [72.](#page-71-1) The mode can most easily be set via the utility macros HPDI32_CABLE_COMMAND_MODE__FV_FC/IN/LOW/HI(h) to set the mode to Flow Control (Frame Valid), a general purpose input, a general purpose output driven low, or a general purpose output driven high, respectively. In the macros, h is the device handle obtained from hpdi32 open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful. To configure the signal so that it can be ignored altogether, configure it as a general purpose input.

2.4.2.5. Line Valid

The Line Valid input signal reflects valid receive data being presented at the cable interface. This signal is not required for Flow Control of continuous unstructured data streams so applications should configure it as GPIO so that it is ignored by the receiver. As a Flow Control signal, Line Valid is driven high when valid transmit data is presented at the cable interface and is driven low otherwise (see below for additional information). Refer to [Figure](#page-24-2) [15.](#page-24-2) The signal is synchronized with Rx Clock. Line Valid should change state on the clock's rising edge as it is clocked in on the clock's falling edge. The Line Valid signal is igno red when the receiver is disabled and must be driver when the receiver is enabled. For enabling and disabling the receiver, refer to ["Enable"](#page-25-1) on page [26.](#page-25-1)

Figure 15 The Line Valid signal reflects valid transmit data being presented at the cable interface.

The Line Valid signal refers to the Cable Command 1 signal when configured to operate in its Flow Control mode. For details on setting the mode refer to "Cable Parameter: Command Mode" on page 72. The mode can most easily be set via the utility macros HPDI32 CABLE COMMAND MODE LV $FC/IN/LOW/HI(h)$ to set the mode to Flow Control (Line Valid), a general purpose input, a general purpose output driven low, or a general purpose output driven high, respectively. In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful. To configure the signal so that it can be ignored altogether, configure it as a general purpose input.

2.4.2.6. Status Valid

The Status Valid input signal reflects valid status data being presented at the cable interface. This signal is not required for Flow Control of continuous unstructured data streams so applications should configure it as GPIO so that it is ignored by the receiver. As a Flow Control signal, Status Valid is driven high when valid status data is pres ented at the cable interface and is driven low otherwise (see below for additional information). Refer to [Figure](#page-25-2) [16.](#page-25-2) The signal is synchronized with Rx Clock and is clocked in on the clock's falling edge. The Status Valid signal is ignored when the receiver is disabled and must be driver when the receiver is enabled. For enabling and disabling the recei ver, refer to ["Enable"](#page-25-1) on page [26.](#page-25-1)

Figure 16 The Status Valid signal reflects valid status data being presented at the cable interface.

The Status Valid signal refers to the Cable Command 2 signal when configured to operate in its Flow Control mode. For details on setting the mode refer to "[Cable Parameter: Command Mode"](#page-71-1) on page [72.](#page-71-1) The mode can most easily be set via the utility macros HPDI32_CABLE_COMMAND_MODE__SV_FC/IN/LOW/HI(h) to set the mode to Flow Control (Status Valid), a general purpose input, a general purpose output driven low, or a general purpose output driven high, respectively. In the macros, h is the device handle obtained from hpdi32 open () (page [59\)](#page-58-1). A return value of GSC SUCCESS indicates that the operation was successful. To configure the signal so that it can be i gnored altogether, configure it as a general purpose input.

2.4.2.7. Rx Ready

The Rx Ready output signal may be used by the receiver to pause the flow of data from the remote transmitting dev ice. This signal is optional for Flow Control of continuous unstructured data streams so applications may instead configure it as GPIO so that it is ignored by the receiver. As a Flow Control signal, Rx Ready is driven high to permit data flow and is driven low to pause data flow. Refer to [Figure 17.](#page-25-3) The signal reflects the Rx FIFO Almost Full Status. The signal is not synchronized with Rx Clock and changes state as the FIFO fill level changes. The Rx Ready signal is driven when the receiver is enabled and is tri-stated when the receiver is disabled. For enabling and disabling the receiver, refer to ["Enable"](#page-25-1) on page [26.](#page-25-1)

Figure 17 The receiver drives the Tx Ready signal to control data flow.

be set via the utility macros HPDI32_CABLE_COMMAND_MODE__RR_FC/IN/LOW/HI(h) to set the mode to Flow Control (Rx Ready), a general purpose input, a general purpose output driven low, or a general purpose output driven high, respectively. In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful. To configure the signal so that it can be The Rx Ready signal refers to the Cable Command 3 signal when configured to operate in its Flow Control mode. For details on setting the mode refer to "[Cable Parameter: Command Mode"](#page-71-1) on page [72.](#page-71-1) The mode can most easily ignored altogether, configure it as a general purpose input.

2.4.3. Control Options - continuous unstructured data stream

The following receiver control options are discussed from the perspective of receiving data via a continuous, unstructured data stream.

2.4.3.1. Enable

This option is used to enable and disable the receiver. When enabled, the receiver is able to capture data from the cable interface, and will do so according to related control options. That is, the receiver will record data when directed to do so. The related control options are discussed below. When disabled, the receiver is unable to receive data over the cable interface. If data is being received at the time the receiver becomes disabled, then data recording will stop. The receiver can most easily be enabled and disabled via the utility macros HPDI32_RX_ENABLE__YES(h) and HPDI32_RX_ENABLE__NO(h), respectively (see "[Receiver Parameter:](#page-94-1)

[Rx Enable"](#page-94-1) on page [95\)](#page-94-1). In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC_SUCCESS indicates that the operation was successful.

2.4.3.2. Rx Overrun

This control option is used to capture instances where data is recorded into the Rx FIFO when it is already full. This is the device handle obtained from $hpdi32$ open() (page [59\)](#page-58-1), and g is the value reported for a query. A return can occur only when the receiver is recording data faster than it is being read out by the host. This option can both report the overflow condition and clear the condition. This option can most easily be used to query for an overflow via the utility macro HPDI32_RX_OVERRUN_GET(h,g) (see ["Receiver Parameter: Rx Overrun"](#page-94-2) on page [95\)](#page-94-2). If the value returned for g equals HPDI32_RX_OVERRUN_YES, then an overflow has occurred. An overflow can most easily be cleared via the utility macro HPDI32_RX_OVERRUN_CLEAR(h) (see page [95\)](#page-94-2). In the macros, h value of GSC_SUCCESS indicates that the operation was successful.

2.4.3.3. Rx Under Run

prevents the Rx FIFO from being read when empty. This option can both report the underflow condition and clear the condition. This option can most easily be used to query for an underflow via the utility macro HPDI32_RX_UNDER_RUN_GET(h,g) (see ["Receiver Parameter: Rx Under Run"](#page-95-1) on page [96\)](#page-95-1). If the value returned for g equals HPDI32_RX_UNDER_RUN_YES, then an underflow has occurred. An underflow can most easily be cleared via the utility macro HPDI32_RX_UNDER_RUN_CLEAR(h) (see page [96\)](#page-95-1). In the macros, h is the device handle obtained from hpdi32 open () (page [59\)](#page-58-1), and g is the value reported for a query. A return value of GSC SUCCESS indicates that the operation was successful. This control option is available via the API, though it is rarely needed or used. This option is presented here for completeness sake only. This option is used to report cases where data has been read from the Rx FIFO when it was empty. This circumstance can occur only when applications read directly from the Rx FIFO or when applications use non-Demand Mode DMA (page [82\)](#page-81-1) with the Manual DMA Control Mode option (page [81\)](#page-80-1). Otherwise, the API

2.4.3.4. Tx/Rx Enabled Tri-State

This option controls how the "Rx Enabled" signal (page [24\)](#page-23-1) is driven when the receiver is disabled. Ordinarily, the or driven low via the utility macros HPDI32_MISC_TX_RX_TRI_STATE_YES(h) and HPDI32 MISC TX RX TRI STATE NO(h), respectively (see ["Miscellaneous Parameter: Tx/Rx Tri-State"](#page-93-1) signal is driven all the time, even when the receiver is disabled. With this control option however, the signal can be tri-stated when the receiver is disabled. The signal's state when the receiver is disabled can most easily be tri-stated on page [94\)](#page-93-1). In the macros, h is the device handle obtained from hpdi32_open() (page [59\)](#page-58-1). A return value of GSC SUCCESS indicates that the operation was successful.

NOTE: This option affects both the ["Rx Enabled"](#page-23-1) signal (page [24\)](#page-23-1) and the ["Tx Enabled"](#page-15-3) signal (page [16\)](#page-15-3).

2.5. Receiver Setup

The below outlines the basic steps needed to setup the HPDI32 for reception from a transmitting device. Follow these simple steps to help establish communications between the HPDI32 as a reception device and a remote data transmission device.

- 1. Configure the remote device as needed for data transmission operations. This includes driving all appropriate signals that go to the HPDI32.
- 2. Configure the HPDI32 for data reception as outlined in the following subsection. This includes enabling the receiver.
- 3. The HPDI32 is now ready to receive data, so the HPDI32 application should prepare itself for reception of data.
- 4. Initiate data transmission from the remote device.

2.6. Receiver Configuration

capture data from the cable interface. The below guidelines give an overview of the programming steps needed to configure the HPDI32 receiver to

- 1. Return the API and the device to a known state by calling hpdi32 init() (page [55\)](#page-54-1). This places the API and the HPDI32 in the same state it was in when first opened.
- 2. Configure the Miscellaneous Parameters, which can be done using the many HPDI32_MISC_XXX() macros (page [89\)](#page-88-1).
- 3. Configure the Cable Parameters, which can be done using the many HPDI32 CABLE XXX() macros (page [71\)](#page-70-1).
- 4. Configure the FIFO Parameters, which can be done using the many HPDI32_FIFO_XXX() macros (page [73\)](#page-72-1).
- 5. Configure the I/O Parameters, which can be done using the many HPDI32_IO_XXX() macros (page [76\)](#page-75-1).
- 6. Configure the Receiver Parameters, which can be done using the many HPDI32 RX XXX() macros (page [94\)](#page-93-2). Enabling the transmitter is generally a very last step.
- 7. Configure the Interrupt Parameters, which can be done using the many HPDI32_IRQ_XXX() macros (page [86\)](#page-85-1).
- 8. Read data from the device. Refer to hpdi32 read() on page [60.](#page-59-1)

2.7. Data Transfer Issues

2.7.1. Tx vs. Rx Defaults

There are numerous configurable parameters governing data transfer. When a device is first opened, all are in their default state and permit optimal data transmission, once the transmitter is enabled. While some parameters default to favor data transmission they are few in number and can easily be configured to favor data reception. These can be found in hpdi32 api.h by looking for those macros ending in RX DEFAULT and TX DEFAULT.

2.7.2. I/O Abort Requests

The API includes the feature of aborting I/O operations. One issue with requesting an abort is that overlapped I/O operations occur in the background with threads which may have a priority greater than that of the requesting thread. This means that the I/O operation, because of its higher priority, may complete before the API is able to register the abort req uest.

2.7.3. I/O Data Buffers

internally allocated buffers) for I/O operations. Each has plusses and minuses and both can be used by [hpdi32_read\(\)](#page-59-1) (page [60](#page-59-1)) and hpd[i32_write\(\)](#page-66-1) (page [67\)](#page-66-1) interchangeably. Application Buffers are under application control and are usually obtained by malloc () or similar services. This permits an application to have The API Library supports the use of Application Buffers (application allocated buffers) and API Buffers (the API's

any number of buffers o f most any desired size, and they can even exceed the size of physical memory. The drawback they have though is that allocations only appear to be contiguous, when, in fact, they are actually scattered throughout physical mem ory. In addition, they can be paged out to the hard disk as needed by the OS. A result of this is additional overhead when p erforming DMA based I/O. API Buffers, on the other hand, avoid this inefficiency because they occupy physically contiguous and immovable memory regions, and therefore don't require the overhead during DMA requests. The disadvantage though, is that these may be smaller than desired and the API supports only two. (While each of the two API Buffers is associated with a particular I/O data direction, both can be used interchangeably at w ill.) In addition, Application Buffers used for DMA based I/O must reside in memory that is both readable and writable. This usually means that I/O buffers declared as const or static const cannot be used. DMA based I/O requests will fail if the Application Buffers do not have read/write access.

While use of API Buffers may generally give better performance, overall performance will be application dependent. API users are free to use whichever type desired and can switch from one to the other as needed. Within each I/O direction though, there is a small performance penalty when switching from one type to another. There is no penalty however when switching between the Rx API Buffer and the Tx API Buffer, as the Rx/Tx association is part of the interface and not the implementation. The API Buffers are ideally suited for applications wishing to implement a ping-pong or ring-bu ffer type I/O buffering mechanism.

API Buffers are accessed via the I/O Buffer Size and I/O Buffer Pointer parameters (see ["I/O Parameter: Buffer](#page-77-1) [Size"](#page-77-1) on page [78](#page-77-1) and "I/ [O Parameter: Buffer Pointer"](#page-77-2) on page [78,](#page-77-2) respectively). Each buffer size starts out at zero (0) and the pointer as NU LL. Application must first use the I/O Buffer Size parameter in order to make an allocation request. Since the resources for these memory regions are much more limited than for malloc() type requests, the size of the allocation obtained may be smaller than asked for. After a size request use the I/O Buffer Pointer parameter to get a pointer to the memory obtained. Each attempt to alter the size demands that the application update its pointer. Failure to do so is like ly to produce a protection fault. When finished, setting the size to zero (0) frees the buffer.

NOTE: Using Applicati on Buffers for DMA based I/O requests imposes system overhead on the call because the memory pages must be prepared for access by the DMA engine. This overhead may result in data transmission pauses (because the Tx FIFO runs empty) or Rx FIFO Overruns (because the Rx FIFO fills before data retrieval gets underway). The amount of overhead imposed can be reduced by reducing the size of the I/O requests, which results in fewer memory pages being processed at any one time. The overhead can be eliminated by using API Buffers, since they are ready for DMA engin e use when allocated.

2.7.4. General DMA Parameters

The API has two parameters that affect DMA operations. They are I/O DMA Channel Select and I/O DMA Priority (see "I/O Parameter: DMA Channel Select" on page 80 and "I/O Parameter: [DMA Priority"](#page-81-2) on page [82,](#page-81-2) respectively). Both operate independently and are described below.

parameter is set to Static, then the API will select a channel the first time it is needed and retain it until directed channel and an addition overhead hit afterwards to release it. This parameter should always be set to Static unless the application will be performing simultaneous* Demand Mode DMA reads and writes on an HPDI32 whose firmware supports only a single DMA channel. Otherwise the parameter should be set to Dynamic. If the Miscella neous Features parameter reports that the DMA Channel 1 feature is supported, then the HPDI32 can perform bi-directional Demand Mode DMA*. DMA channel selection (page [80\)](#page-79-2) is a process the API follows to assign a DMA channel to an I/O operation. (All HPDI32s have two DMA channels, but both channels don't always have the same capabilities.) If the selection otherwise. This way, the first read (or write) request will take the overhead hit to acquire the channel, and not again until called for. If set to Dynamic, then the API will select a channel at the beginning of an I/O request and release it as soon as the request completes. The results is an overhead hit at the beginning of each I/O request to acquire the

The I/O DMA Priority parameter (page [82\)](#page-81-2) is a factor only when performing simultaneous* reads and writes using either form of DMA. Under these circumstances, if the I/O DMA Priorities are the same for both I/O directions, eithe r enabled or disabled, then a rotating priority scheme is adopted. Since the HPDI32 cannot perform bidirecti onal data transfer over the cable interface, the setting of this parameter should not have a noticeable affect on overa ll performance.

* Here, s imultaneous and bi-directional refer to data transfer over the PCI bus, not the external cable interface.

2.7.5. D MA Based I/O Requests

samples this translates to a transfer limit of 8,388,606 bytes, or 4,194,303 samples. The API breaks all DMA requests into smaller requests based on these limits. So, if an application made a request for 8MB using 32-bit samples, the API would break that into one request for $(8M - 4)$ bytes and another request for four bytes. Applicat ion should therefore consider making DMA requests smaller than, or a multiple of the size limit for the particula r sample size in use. The two DMA engines on the HPDI32 are each limited to transfers of 8,388,607 bytes. That is one byte shy of 8 megabytes. For 32-bit samples this translates to a transfer limit of 8,388,604 bytes, or 2,097,151 samples. For 16-bit

are noted here only to assist applications in achieving the highest possible efficiencies. The API's I/O request size limitation is based on the macro GSC_IO_STATUS_COUNT_MASK, which limits requests to approximately 256MB. **NOTE:** The DMA engine limitations do not restrict the size of the I/O requests that applications may make of the API. These limitations apply only to the API's processing of such requests and

2.7.6. PIO Threshold

Both forms of DMA based I/O require a certain amount of overhead for setup, maintenance and shutdown. For large requests this is a small price to pay for dramatic performance gains. For smaller requests however DMA could actually be slower than using the PIO mode. To help maximize performance, particularly in cases when DMA requests may very in size, the I/O PIO Threshold parameter handles an automatic switchover to PIO. The switchover has no performance penalty and operates by using PIO mode when I/O requests are at or below the configured level. See ["I/O Parameter: PIO Threshold"](#page-82-1) on page [83.](#page-82-1)

2.7.7. I/O Timeout

that request will be unknown. See "I/O [Parameter: Timeout"](#page-84-1) on page [85.](#page-84-1) In general the timeout settings should be made so that they expire only when something has gone wrong (see exception below). This is not critical with PIO, but it is with DMA. With PIO transfers, a timeout has no consequence except to cause the API to transfer no additional data. In this case no data is lost and an exact accounting of the amount of data transferred is accurately maintained. With DMA transfers, a timeout results in the DMA engine aborting the transfer midstream. For the HPDI32 this means that the amount of data that was successfully transferred in that request is unknown. With Non-Demand Mode DMA, whether Automatic or Manual, since they tend to complete very quickly, there is little chance of a timeout. For example, a 128K sample request should complete in as little as 5µs, making it unlikely that a timeout will occur midstream. With Demand Mode DMA the chances of a timeout during the transfer are much more likely. This is because transfers can last for very, very long periods. No matter which DMA form is used, if a timeout is encountered, the amount of data transferred in

The exception to the above guidelines is with a timeout of zero (0). A timeout of zero tells the API to transfer what is available right now and return. This is trivial for PIO since it simply returns when no additional data can be transferred. However, DMA transfers occur in the background and individual, smaller transfers occur based upon the FIFO fill level. This may result in inefficient use of DMA, but it does observe the zero timeout exception. Otherwise most DMA transfers would always timeout since the timeout check occurs just as the DMA is started.

NOTE: Applications should avoid setting the timeout limit to zero (0) when using any form of DMA. Doing so may result is inefficient use of DMA and it may be noticeable slower than expected.

2.7.8. I/O Data Transfer Modes

The API Library offers three data transfer modes. Each has its pros and cons, which are described briefly below. For additional information refer to ["I/O Parameter: Mode"](#page-81-1) on page [82.](#page-81-1)

NOTE: If an I/O timeout period expires while the DMA engine is performing a transfer, the transfer is aborted and the amount of data transferred will be unknown.

2.7.8.1. DMA (Manual)

This refers to the DMA I/O mode with the Manual DMA Control Mode setting. Refer to ["I/O Parameter: Mode"](#page-81-1) on page [82](#page-81-1) and ["I/O Parameter:](#page-80-1) DMA Control Mode" on page [81.](#page-80-1)

For write operations, maximum efficiency can generally be achieved when the below conditions are met. The general purpose of these conditions is to make it possible to maintain continuous data transmission over a given time period in the most efficient manner possible.

- 1. Use the transmit FIFO's Almost Full status as a stimulus to queue additional data for subsequent write operations. The amount of data that needs to be queued is generally a function of the data transfer rate, the period, the amount of time needed to make the data available for queuing, and application, driver and system overhead. Since the Almost Full status doesn't affect data transfer into the Tx FIFO, the fill level can be set strictly according to application needs. period of time over which the rate is to be maintained, the amount of data to be transmitted in the allotted
- data submitted in each request should be the size of the transmit FIFO minus the Almost Empty value. Since the Almost Empty status doesn't affect Tx FIFO data transfer, the fill level can be set strictly according to application needs. It is desirable though to set the Almost Empty status level as low as possible to assist in overall system efficiency. In contrast however, the status level should be set high enough to prevent the FIFO from becoming empty before the write operation begins, thus preventing a lapse in data transmission due to an empty FIFO. 2. Use t he tran smit FIFO's Almost Empty status as a stimulus to perform a write operation. The amount of

general purpose of these conditions is to make it possible to maintain continuous data reception over a given time period in the most efficient manner possible. For read operations, maximum efficiency can generally be achieved when the following conditions are met. The

requested in each request should be the size of the receive FIFO minus the Almost Full value. Since the Almost Full status doesn't affect Rx FIFO data transfer, the fill level can be set strictly according to application needs. It is desirable though to set the Almost Full status level as low as possible to assist in overall system efficiency. In contrast however, the status level should be set high enough to prevent the FIFO from becoming full before the read operation begins, thus preventing loss of data or a halt to data reception due to a full FIFO. 1. Use t he rece ive FIFO's Almost Full status as a stimulus to perform a read operation. The amount of data

2.7.8.2. Demand Mode DMA

data values, Demand Mode DMA reads and writes may typically entail requests for millions of data values in a single call. For write operations, the data transfer rate into the Tx FIFO peaks while the FIFO is not Almost Full. While the FIFO is Almost Full the transfer rate slows slightly (to maintain reliability). No data transfer occurs while the FIFO is Full. For read operations, the data transfer rate out of the Rx FIFO peaks while the FIFO is not Almost Empty. While the FIFO is Almost Empty the transfer rate slows slightly (to maintain reliability). No data transfer occurs while the FIFO is Empty. Refer to ["I/O Parameter: Mode"](#page-81-1) on page [82.](#page-81-1) This mode is intended for data transfers that exceed the size of the respective FIFO and uses the FIFO fill levels to control data movement during transfers between the host and the HPDI32. While the FIFOs can hold up to 128K

2.7.9. FIFO Almost Levels

The FIFO Almost Levels and the FIFO status bits they drive basically have two uses; event notification and data flow control. For event notification the levels should be configured as close to the empty or full condition being monitored as possible. In general, with variable or large sized I/O requests, performance increases as the setting levels are reduced. This is because it affords fewer transfers and larger transfer sizes (things run more efficiently). This however is highly application dependent. For data flow control, things are less variable. For data transmission using Demand Mode DMA, data movement into the Tx FIFO slows slightly when the Almost Full level is reached. This helps insure data integrity near the Tx FIFO Full state. For data reception, data movement out of the Rx FIFO slows when the fill level hits the Rx FIFO Almost Empty state. This helps insure data integrity near the Rx FIFO Empty state. In addition, the Rx FIFO Almost Full state drives the cable's Rx Ready signal. This gives the remote device time to halt data transfer before an Rx FIFO Overrun occurs. Refer to ["FIFO Parameter: Almost Level"](#page-72-2) on page [73.](#page-72-2)

2.7.10. Flow Control

transmitter then calling hpdi32_write() (page [67\)](#page-66-1). If however, the [Auto Start](#page-18-3) parameter is disabled, then applications must use the Flow Control parameter (page [20\)](#page-19-3) to forcibly start and stop the flow of data over the cable. Applications must also factor this into the I/O Timeout parameter setting and must supply data at a rate sufficient to For transmit operations, flow control defaults to fully automatic local control. This is achieved by having the [Auto](#page-18-3) [Start](#page-18-3) parameter enabled (page [19\)](#page-18-3), the [Auto](#page-18-4) Stop parameter disabled (page [19\)](#page-18-4), and the [Remote Throttle](#page-19-2) parameter disabled (page [20\)](#page-19-2). With this setup applications can send data out the board essentially by just enabling the prevent the Tx FIFO from running empty.

drives the Rx [Ready](#page-17-3) signal to permit or inhibit data transfer. With this setup applications accommodate transmission by enabling the transmitter then calling h[pdi32_write\(\)](#page-66-1) (page [67\)](#page-66-1). Here to, applications must factor this configuration into the I/O Timeout parameter setting and must supply data at a rate sufficient to prevent the Tx FIFO fr om running empty. For remote control of transmission data flow, the [Remote Throttle](#page-19-2) parameter must be enabled (page [20\)](#page-19-2). Also, the [Rx Ready](#page-17-3) signal (page [18\)](#page-17-3) must be configured for Flow Control, its default. When this is done the remote device

Local control of receive data flow is handled automatically by the HPDI32. Applications essentially need only enablethe receiver then call hpdi32 read() (page [60\)](#page-59-1) to retrieve collected data. Application responsibility here the Rx FIFO becoming Almost Full is the halt to data flow since the HPDI32 applies this to the cable's Rx Ready signal, thus directing the remote device to stop supplying data. If the application cannot read data fast enough, then either data flow will pause or data will be lost. must be to retrieve data at a rate sufficient to prevent the Rx FIFO from running either Full or Almost Full. The result of the Rx FIFO becoming Full is the probable loss of data due to an Rx FIFO Overrun condition. The result of

The HPDI32 does not have a cable signal dedicated to local control of receive data flow. To implement this type c ontrol, an application must configure one of the dual function cable signals as GPIO output. Software can then manipulate that output as appropriate to command the remote device to commence or cease data flow. As in the above scenarios, applications must account for this operation when setting the I/O Timeout parameter.

2.7.11. Direct Register Access

While direct access to the HPDI32 firmware register can contribute to a performance gain, there is virtually no gain to an application using this feature for I/O purposes, even for Non-Demand Mode DMA under Manual operation. The reason is because the API uses direct register access at all times, when possible. This is done automatically for performance reasons and occurs unless the application disables the Miscellaneous GSC Register Mapping parameter. If this is done, then direct access is available to neither the API nor the application. Refer to ["Miscell](#page-90-1)aneous Parameter: GSC [Register](#page-91-1) Mapping" on page 91 and "Miscellaneous Parameter: GSC Register [Mapping](#page-91-1) Pointer" on page [92.](#page-91-1)

2.8. Event Notification

The API Library supports event notification for two sources or types of events. They include Interrupt Notification and I/O Completion Notification and operate independently. Notification for both sources includes both a callback mechanism and a wait mechanism. All are described below. Interrupt Notification is driven by interrupts generated by the HPDI32 from any of the interrupt sources identified in the Interrupt Control Register (HPDI32 ICR). I/O Completion Notification is associated with completed I/O requests. This applies to both blocking and overlapped I/O, and occurs no matter the outcome of the I/O request (i.e. successful transfer or not).

2.8.1. E k vent Callbac

Using the callback mechanism each notification source can be assigned a callback function. Each source can have a single callback with an application specific value passed as an argument. Callbacks can be assigned to any source and in any combination desired. If a given callback is associated with multiple sources, then multiple callbacks will be made as the different events occur. So, for example, if a single callback is assigned to two different interrupts, then the callback function will be called separately for each interrupt, as often as each occurs. Since each source is associated with its own callback context, a thread context, such callbacks must support multithreaded operation. Applications are free to reconfigure callbacks during a callback context, but the callback for a given event must return before subsequent callback notification can occur for that same event. The prototype required for all callbacks is the data type hpdi32_callback_func_t (page [47\)](#page-46-1). The three arguments to the callback are each U32 data types. Application must cast the values given to their respective types, which are described below. Refer to "Interrupt Para[meter: Callback Function"](#page-86-1) on page [87](#page-86-1) and ["Interrupt Parameter: Callback Argument"](#page-85-2) on page [86.](#page-85-2)

2.8.1.1. Interrupt Notification Callback

The callback function arguments are described in the following table. The values received during the callback must be cast a ccording to the data types specified.

2.8.1.2. I/O Completion Notification Callback

The callback function arguments are described in the following table. The values received during the callback must be cast a ccording to the data types specified.

2.8.2. E vent Waiting

The waiting mechanism operates by blocking the calling thread until any one of a number of referenced events occurs. The calling thread is resumed when the first of the referenced events occurs, or when a timeout limit expires, whichever occurs first. The time limit is passed as an argument to the wait service. Threads can wait on any number or combinations of interrupts, or either or both I/O directions, but the two sources cannot be combined. Also, any number of threads can wait on identical or different events. All are resumed when a referenced event occurs. Refer to "hpdi32 io wait()" on page 56 and "hpdi32 irq wait()" on page [57.](#page-56-1)

3. Macros

The HPDI32 API includes the following macros. The headers also contain various other utility type macros, which are provided without documentation. Parameter support macros are not presented in this subsection. These macros are described in section [6](#page-69-1) beginning on page [70.](#page-69-1)

3.1. API Version Number

T his macro defines the version number of the API's executable interface. It does not refer to the SDK version number, the API Library version number or the Device Driver version number. Applications pass this value to the function hpdi32 api status() (page [49\)](#page-48-1), which is used to verify that the application and the library are compatible.

3 eter Ass .2. Common Param ignment Values

The below macros define universal values understood by all parameters to have special meanings, as given below. Any time a parameter assignment request is being carried out, use of these macros as the assignment value will produce the results given here.

E xample

```
#include <stdio.h>
{ 
    U32 get; 
    U32 status; 
    // Reset the Tx I/O timeout period to its default.
    status = hpdi32_{condig(handle,GSC_DEFAULT,
        printf("hpdi32_config() failure: %ld\n", (long) status);
#include "hpdi32_a
pi.h"
#include "hpdi32_d
sl.h"
U32 hpdi32 dsl io tx timeout reset(void* handle, int verbose)
                               HPDI32_IO_TIMEOUT, 
                              HPDI32_WHICH_TX,
                               &get); 
     if (!verbose) 
     { 
     } 
    else if (status == GSC_SUCCESS)
     { 
 } 
    else
```

```
 { 
    printf("Tx Timeout: %lu seconds\n", (long) get); 
 } 
return(status);
```
Example

}

```
// Retrieve the Tx I/O timeout period without changing it.
                              HPDI32 IO TIMEOUT,
                             HPDI32_WHICH_TX,
                             GSC_NO_CHANGE,
                             timeout secs);
    if (!verbose) 
    else if (status != GSC_SUCCESS) 
        printf("hpdi32 config() failure: %ld\n", (long) status);
     } 
    else
        printf("Tx Timeout: %lu seconds\n", (long) timeout secs[0]);
#include <stdio.h> 
#include "hpdi32_api.h" 
#include "hpdi32_dsl.h" 
U32 hpdi32_dsl_io_tx_timeout_get(
     void* handle, 
    U32* timeout secs,
     int verbose) 
{
     U32 status; 
    status = hpdi32 config(handle,
    {
     } 
     { 
     { 
     } 
     return(status); 
}
```
3.3. Discrete Data Type Options

The below macros are defined by application code as needed to disable declarations for and size validation for the data types S8, U8, S16, U16, S32 and U32. The API declares these data types by default, but applications can disable t his as needed.

3.4. I/O Status Fields

This set of macros applies to the 32-bit value reported when requesting the status of an I/O operation. The value r eported includes a direction bit, a status field and a count field. The completion status of the operation is obtained by looking only at the GSC IO STATUS MASK bits from the I/O status value. All other bits refer to other than the c ompletion status. The accompanying sample code illustrates how the I/O status could be utilized.

The following defines the I/O completion status options. These values are obtained by performing a bitwise AND of the overall status with the I/O complet ion status mask above.


```
#include "hpdi32 api.h"
#include "hpdi32 dsl.h"
long hpdi32_dsl_io_status_evaluate(U32 io_status)
            bytes;
        // The operation is still active. 
       bytes = 0;{ 
    long
   U32 status = io status & GSC IO STATUS MASK;
    if (status == GSC_IO_STATUS_ACTIVE)
     { 
     } 
    else if (status == GSC_IO_STATUS_SUCCESS)
     {
```

```
// No operation has been requested. 
    bytes = (long) (io status & GSC IO STATUS COUNT MASK);
 } 
else if (status == GSC_IO_STATUS_TIMEOUT) 
    // The timeout period lapsed. 
 } 
else if (status == GSC_IO_STATUS_ERROR)
    // There was an error. 
    // The count may not be accurate. 
   by
else if (status == GSC IO STATUS ABORTED)
    // The operation was aborted. 
    // The count may not be accurate. 
    bytes = -1;//
Unknown status. 
    by
tes = -1; 
return (bytes);
 { 
    // The count may not be accurate. 
   bytes = -1;{
          = -1;}
{
}
else
{
}
```
3 .5. Maximum Number of Open Handles

}

This macro defines the maximum number of device handles that can be opened at any one time. All open handles are unique even if they refer to the same device, though handles are reused once closed.

3.6. Parameter Access "Which" Bits

The table below lists the set of selection bits that may be set when a configuration parameter is modified or accessed. They are referred to as "which" bits in that they specify the objects which the parameter is to access. When appropriate, bits within the same category may be bitwise or'd in order to apply the action to multiple objects. For retrieval purposes, only the data for the last object successfully accessed is retrieved. The bits' use is explained along with the parameters that each is associated with, and appears in subsequent portions of this document.

NOTE: The interrupt related "which" bits include both general and specific definitions for those cable signals which may have dual functionality. These are for reference and usability purposes only and do not refer to different interrupts. In addition, use of any particular definition will not alter which functionality is active at any particular time.

NOTE: Some of the "which" bit macros end with an underscore (""). This is added to convey to users that the respective cable signals are dual function; data Flow Control and GPIO. The respective cable signals are also represented by additional macros representing the specific functionalities.

* Other macros are also defined that include other logical combinations or representations of some bits. Additional macros may also be defined using alternate representations of the same source. For example, Cable Command 0 is also referred to as Frame Valid and GPIO 6.

3 .7. Registers

The following tables give the complete set of HPDI32 registers. The tables are divided by register categories. There are PCI registers which differ slightly between the 32-bit and the 64-bit boards, PLX feature set registers which also differ slightly between the 32-bit and the 64-bit boards, and there are GSC firmware based registers. The PCI registers and the PLX registers are provided by the PCI interface chips used on the HPDI32. Applications have read access to all registers, but write access only to the GSC firmware registers.

3.7.1. GSC Registers

The following table gives the complete set of GSC specific HPDI32 registers. For detailed definitions of these registers refer to the applicable *HPDI32 User Manual*.

3 ig .7.2. PLX PCI9080 PCI Conf uration Registers

The following table gives the set of PCI Configuration Registers available on 32-bit boards. These registers are present on 64-bit boards as well and the definitions can be used interchangeably on both 32-bit and 64-bit boards. F or detailed definitions of these registers refer to the *PCI9080 Data Book*.

NOTE: The following table gives register identification information for 32-bit HPDI32 boards. There are some DIO24 variations that identify themselves as members of the HPDI32 product family. To distinguish these DIO24 variations from HPDI32s, refer to the Firmware Revision Registers for the respective DIO24.

3 r .7.3. PLX PCI9080 Featu e Set Registers

The following tables give the set of PLX feature set registers available on 32-bit boards.

Local Configuration Registers

The following table gives the set of PLX Local Configuration Registers available on 32-bit boards. These registers are present on 64-bit boards as well and the definitions can be used interchangeably on both 32-bit and 64-bit boards. For detailed definitions of these registers refer to the *PCI9080 Data Book*.

Runtime Registers

The following table gives the set of PLX Runtime Registers available on 32-bit boards. These registers are present on 64-bit boards as well and the definitions can be used interchangeably on both 32-bit and 64-bit boards. For detailed definitions of these registers refer to the *PCI9080 Data Book*.

DMA Registers

The following table gives the set of PLX DMA Registers available on 32-bit boards. These registers are present on 64-bit boards as well and the definitions can be used interchangeably on both 32-bit and 64-bit boards. For detailed definitions of these registers refer to the *PCI9080 Data Book*.

M essage Queue Registers

The following table gives the set of PLX Messaging Queue Registers available on 32-bit boards. These registers are present on 64-bit boards as well and the definitions can be used interchangeably on both 32-bit and 64-bit boards. For detailed definitions of these registers refer to the *PCI9080 Data Book*.

3 nfig .7.4. PLX PCI9656 PCI Co uration Registers

The following table gives a subset of the PCI Configuration Registers available on 64-bit boards. These registers are present on 32-bit boards as well and the definitions can be used interchangeably on both 32-bit and 64-bit boards. For detailed definitions of these registers refer to the *PCI9656 Data Book*.

NOTE: The following table gives register identification information for 64-bit HPDI32 boards.

The following table gives the remaining set of the PCI Configuration Registers available on 64-bit boards. These registers are not present on 32-bit boards. For detailed definitions of these registers refer to the *PCI9656 Data Book*.

3 re .7.5. PLX PCI9656 Featu Set Registers

The following tables give the set of PLX feature set registers available on 64-bit boards.

Local Configuration Registers

The following table gives a subset of the PLX Local Configuration Registers available on 64-bit boards. These registers are present on 32-bit boards as well and the definitions can be used interchangeably on both 32-bit and 64 bit boards. For detailed definitions of these registers refer to the *PCI9656 Data Book*.

The following table gives the remaining set of the PLX Local Configuration Registers available on 64-bit boards. These registers are not present on 32-bit boards. For detailed definitions of these registers refer to the *PCI9656 Data Book*.

Runtime Registers

The following table gives the set of PLX Runtime Registers available on 64-bit boards. These register definitions can be used interchangeably on both 32-bit and 64-bit HPDI32 boards.

DMA Reg isters

The following table give s a subset of the PLX DMA Registers available on 64-bit boards. These registers are present on 32-bit boards as well and the definitions can be used interchangeably on both 32-bit and 64-bit boards. For detailed definitions of these registers refer to the *PCI9656 Data Book*.

The following table gives the remaining set of the PLX DMA Registers available on 64-bit boards. These registers are not present on 32-bit boards. For detailed definitions of these registers refer to the *PCI9656 Data Book*.

Message Queue Registers

The following table gives the set of PLX Messaging Queue Registers available on 64-bit boards. These register definitions can be used interchangeably on both 32-bit and 64-bit HPDI32 boards.

3.8. Ve rsion Data Selectors

This set of macros is used when requesting a version number and indicates which version number is desired. The macros are passed as the id argument to the hpdi32 version get() function (see page [66\)](#page-65-0). The second table below lists utility macros used to retrieve each of the respective version numbers. In the second table, the argument h refers to the handle used to access the device, the b refers to an application buffer where the version string is recorded, and the s is the size of that buffer.

4. Data Types

The interface includes the following data types.

4.1. Discrete Data Types

The following discrete data types are defined and used by the API. If an HPDI32 application includes other headers which also define these types, then the API can be directed to omit these definitions. This is done by defining the macro GSC_DATA_TYPES_NOT_NEEDED before including the API header. The alternate definitions must however define these types as listed in the below table.

4.2. hpd callb i32_ ack_func_t

This is the data type required for all event notification callback functions. This applies both to Interrupt Notification callbacks and I/O Completion callbacks.

Definition

```
typedef void (*hpdi32 callback func t)(U32 arg1, U32 arg2, U32 arg3);
```


4.3. St atus Values

This unnamed enumerated data type lists all possible status values returnable from API service calls. The enumerated values represent common definitions used across all of GSC's PLX based API Libraries and many values will never be encountered when using the HPDI32 API Library. The table below gives brief descriptions for many values and omits those that should never be seen with the API. The most common value encountered is GSC_SUCCESS and indicates the request was completed successfully.

Definition

```
typedef enum 
{ 
 … 
};
```


5. Functions

The HPDI32 API includes the following functions. The SDK interface also includes a number of function style macro definitions. These macros are described in section [6](#page-69-0) beginning on page [70.](#page-69-0)

5.1. hpdi32_api_status()

This function is the entry point to determine the status of the API Library. This must be the very first call into the API and determines the usability of the API Library, the Driver Interface Library and the Device Driver. If the initial status obtained is other than GSC SUCCESS, then only a limited portion of the API is functional. If not fully usable, then both values returned may be useful in resolving the situation. Thereafter, the status obtained might vary if the API encounters irregular circumstances.

Prototype

```
U32 hpdi32 api status(U32* stat, U32* arg, U32 api ver);
```



```
#include <stdio.h>
U32 hpdi32_dsl_api_status(int verbose)
    U32 status;
    status = hpdi32 api status (&stat, &arg, HPDI32 API VERSION);
if (!verbose)
    else
printf("API Status:\n");
#include "hpdi32_api.h"
#include "hpdi32_dsl.h" 
{ 
    U32 arg; 
    U32 stat;
     { 
     } 
    else if (status != GSC SUCCESS)
     { 
        printf("hpdi32 api status() failure: %ld\n", (long) status);
     } 
     { 
         status = stat;
```

```
printf(" Status: 0x%lX\n", (long) stat);
    printf(" Argument: 0x%lX\n", (long) arg);
 return(status); 
 }
```
5.2. hpdi32_boar d_count()

This function is the entry point to determine the number of HPDI32 boards installed in the system and accessible to the API. This service ca n be called without requiring access to any particular device.

Prototype

}

U32 hpdi32_board_count(U8* count);


```
#include <stdio.h> 
#include "hpdi32 api.h"
U32 hpdi32_dsl_board_count(U8* count, int verbose)
status = hpdi32_board_count(count);
        printf("hpdi32 board count() failure: %ld\n", (long) status);
        printf("HPDI32 Board Count: %d\n", (int) count[0]);
#include "hpdi32_dsl.h"
{ 
     U32 status; 
     if (!verbose)
     { 
    }
    else if (status != GSC SUCCESS)
     { 
     } 
     else 
    {
     } 
     return(status); 
}
```
5.3. hpdi32_clo se()

This function is the entry point to close a connection to an open HPDI32 board. The function should only be called after a successful open of the respective device via hpdi32_open() and must not be used after being closed. Before returning, the API returns the device to the same state produced when originally opened.

Prototype

U32 hpdi32 close(void* handle);

Example

```
# <
include stdio.h>
#include "hpdi32 api.h"
#include "
hpdi32_dsl.h"
U32 hpdi32_dsl_close(void* handle, int verbose)
{
    status = hpdi32 close(handle);
     if (!verbose) 
    else if (status != GSC SUCCESS)
        printf("hpdi32_close() failure: %ld\n", (long) status);
        printf("Device Closed: 0x%lX\n", (long) handle);
    U32 status;
     { 
    }
     { 
     } 
    else
     { 
    }
    return(status);
}
```
5.4. hp ig() di32_conf

This function is the entry point to accessing an individual parameter where all pertinent data is given as separate arguments. The function should only be called after a successful open of the respective device via hpdi32 _open().

Prototyp e

```
U32 hpdi32_config( 
     void* handle,
```


#include <stdio.h>


```
#include "hpdi32_api.h" 
#include "hpdi32_dsl.h" 
U32 hpdi32_dsl_io_tx_timeout_set( 
    void* handle, 
U32 timeout s,
    status = hpdi32 config(handle,
                             HPDI32 IO TIMEOUT,
                             HPDI32 WHICH TX,
    if (!verbose)
        printf("hpdi32 config() failure: %ld\n", (long) status);
    }
     { 
         printf("Tx Timeout:\n"); 
    int verbose) 
\{U32 get; 
     U32 status; 
                              timeout_s, 
                             &get);
    \{ } 
    else if (status != GSC_SUCCESS) 
     { 
     else
```

```
printf(" Set: 0x%1X\n, (long) timeout s);
    printf(" Get: 0x%lX\n", (long) get); 
 } 
 return(status);
```
io_mod() 5.5. hpdi32_gp

}

This function is the entry point to performing a read-modify-write on the cable signals configured for General Purpose I/O. Only cable signals configured as GPIO are affected. All non-GPIO cable signals are unaffected. The function should only be called after a successful open of the respective device via hpdi32_open().

Prototype

U32 hpdi32 gpio mod(void* handle, U8 value, U8 mask);


```
#include "hpdi32_api.h"
               = 0x1;U32 status;
    }
        printf("hpdi32 gpio mod() failure: %ld\n", (long) status);
         printf("GPIO Modify:\n"); 
        printf(" Value: 0x%lX\n", (long) value); 
        printf(" Mask: 0x%lX\n", (long) mask);
#include <stdio.h>
#include "hpdi32_dsl.h"
U32 hpdi32 dsl gpio 0 mod(void* handle, U8 value, int verbose)
{
     U8 mask
    status = hpdi32_gpio_mod(handle, value, mask); 
     if (!verbose) 
    {
    else if (status != GSC SUCCESS)
     { 
     } 
     else 
     {
```

```
}
     return(status); 
}
```
5.6. hpd o i32_gpi _read()

This function is the entry point to reading the value from the cable signals configured for General Purpose I/O. Only cable signals configured as GPIO return actual values. All non-GPIO cable signals are returned as zero. The function should only be called after a successful open of the respective device via hpdi32 open ().

Prototype

```
U32 hpdi32 gpio read (void* handle, U8* value);
```



```
U32 hpdi32 dsl gpio read(void* handle, U8* value, int verbose)
    status = hpdi32 gpio read(handle, value);
    if (!verbose) 
    return(status);
} 
#include <stdio.h> 
#include "hpdi32_api.h" 
#include "hpdi32_dsl.h"
{
    U32 status;
     { 
     } 
    else if (status != GSC SUCCESS)
     { 
        printf("hpdi32 gpio read() failure: %ld\n", (long) status);
     } 
     else 
     { 
        printf("GPIO Read: 0x%lX\n", (long) value[0]); 
     }
```
5.7. hpdi32_gpio_w rite()

This function is the entry po int to writing to the cable signals configured for General Purpose I/O. Only cable signals configured as GPIO are affected. All non-GPIO cable signals are unaffected. The function should only be called after a successful open of the respective device via hpdi32 open().

Prototype

U32 hpdi32 gpio write(void* handle, U8 value);

Example

```
#include "hpdi32_api.h"
#include "hpdi32_dsl.h"
U32 hpdi32 dsl gpio write(void* handle, U8 value, int verbose)
    status = hpdi32 gpio write(handle, value);
        printf("hpdi32_gpio_write() failure: %ld\n", (long) status);
#include <stdio.h> 
{ 
    U32 status;
     if (!verbose)
     { 
     } 
    else if (status != GSC SUCCESS)
     { 
     } 
     else 
     { 
        printf("GPIO Write: 0x%lX\n", (long) value); 
     } 
     return(status); 
}
```
5.8. hpdi32_init()

This function is the entry point to return a device and all parameters to the state produced when the device was first opened. In doing this, any I/O operations in progress are aborted. This function should only be called after a successful open of the respective device via hpdi32 open().

Prototype

```
U32 hpdi32 init(void* handle);
```


Example

```
#include <stdio.h> 
#include "hpdi32_api.h"
#include "hpdi32_ds
l.h"
U32 hpdi32_dsl_init(void* handle, int verbose)
{ 
   U32 status; 
status = hpdi32_init(handle);
        printf("hpdi32_init() failure: %ld\n", (long) status);
        printf("Device Initialized: 0x%lX\n", (long) handle);
    if (!verbose) 
     { 
    }
   else if (status != GSC_SUCCESS)
     { 
 } 
    else
     { 
 } 
    return(status); 
}
```
5.9. hp di32_io_wait()

This function is the entry point to pause thread execution until an I/O operation completes. The function should only be called after a successful open of the respective device via hpdi32 open (). When called, the current thread will block until a specified I/O read or write operation completes. The waiting will occur if no I/O operations are currently active, or if an I/O operation is active in either blocking or overlapped mode. The call will return as soon as the time period expires, or when the first referenced operation completes, whether by an abort request, a failed I/O request, a timeout or successful data transfer. There is no limit to the number of threads that may simultaneously utilize this service or on the combination of operations that may be referenced.

Prototyp e

```
U32 hpdi32 io wait(void* handle, U32 which, U32 timeout ms);
```



```
# <
include stdio.h>
#include "hpdi32_api.h"
# "
include
hpdi32_dsl.h"
U32 hpdi32 dsl io tx wait(void* handle, U32 timeout ms, int verbose)
    U32 status;
    status = hpdi32_io_wait(handle, HPDI32_WHICH_TX, timeout_ms);
    if (!verbose) 
     { 
        printf("Tx Wait: write operation completed.\n");
        printf ( "Tx Wait: timeout after %ld milliseconds\n",
                 (long) timeout ms);
        printf("hpdi32 io wait() failure: %ld\n", (long) status);
{
     } 
    else if (status == GSC_SUCCESS) 
     { 
    }
    else if (status == GSC_WAIT_TIMEOUT) 
    {
     } 
    else
     { 
 } 
    return(status);
}
```
5.10. h pdi32_irq_wait()

This function is the entry point to pause thread execution until an interrupt occurs. The function should only be called after a successful open of the respective device via hpdi32_open(). When called, the current thread will block until any one of a specified set of interrupts occurs. The call will return as soon as the time period expires, or when the first referenced interrupt occurs, whichever occurs first. There is no limit to the number of threads that may simultaneously utilize this service or on the combination of interrupts that may be referenced.

Prototype

U32 hpdi32_irq_wait(void* handle, U32 which, U32 timeout_ms);


```
status = hpdi32_irq_wait( handle,
                                 timeout ms);
    else if (status == GSC_SUCCESS) 
    else if (status == GSC_WAIT_TIMEOUT) 
    {
        printf( "Tx/Rx FIFO Full Wait: " 
     { 
        printf("hpdi32_irq_wait() failure: %ld\n", (long) status);
#include <stdio.h> 
#include "hpdi32_api.h" 
#include "hpdi32_dsl.h" 
U32 hpdi32 dsl irq fifo full wait(
   void* handle, 
 U32 timeout_ms, 
 int verbose) 
{ 
    U32 status; 
                                 HPDI32 WHICH IRQ TX F |
                                  HPDI32_WHICH_IRQ_RX_F, 
     if (!verbose) 
     { 
     } 
     { 
        printf("Tx/Rx FIFO Full Wait: interrupt occurred.\n"); 
     } 
                 "timeout after %ld milliseconds\n", 
                 (long) timeout_ms); 
    }
    else
```

```
 } 
     return (status);
}
```
5.11. hpdi32_ope n()

This function is the entry point to open a connection to an HPDI32 board. This function must be called before any other device access functions may be called. If successful, the device and all parameters are initialized to default settings. Multiple requests can be made to access the same device, and each can succeed. However, care must be taken when doing this as device access via one handle is likely to interfere with the device state maintained by the other. Additionally, one handle may configure the device in a way that conflicts with the configuration established by the other.

Prototype

```
U32 hpdi32_open(U8 index, void** handle);
```



```
#include <stdio.h>
"
#include "hpdi32_api.h
#include "hpdi32 dsl.h"
U32 hpdi32_dsl_open(U8 index, void** handle, int verbose)
    if (!verbose)
    else if (status != GSC SUCCESS)
        printf("hpdi32_open() failure: %ld\n", (long) status);
        printf(" Handle: 0x%1X\n", (long) handle);
     } 
{ 
     U32 status; 
    status = hpdi32 open(index, handle);
     { 
    }
     { 
     } 
     else 
     { 
         printf("Device Opened:\n"); 
        printf(" Index: 0x%lX\n", (long) index);
```
return(status);

}

5.12. hp ea di32_r d()

Th[i](#page-8-0)s function is the entry point to reading received data from [an HPDI32. The function should](#page-8-0) only be called after a success[f](#page-8-0)ul open of the respective device via hpdi32 open(). The operation will be carried out according to the current set of receiv[e](#page-9-0) side I/O [Parameters.](#page-9-0) If the Overlap Enable option is disabled, then the function will block and return eith[er when the reque](#page-10-0)[sted amount](#page-10-0) of data has been read or when the timeout period has lapsed, which ever occurs first. If the Overl[ap](#page-10-0) E[nable option is enabled, the function will return immediately](#page-12-0) and the operation will be carried ou[t in the backgr](#page-11-0)ound. In this case the application [must either use I/O Completion](#page-12-0) Notification or query the [receive sid](#page-13-0)e I/O Status parameters to determine when the operation completes and how much data was read. The [service rea](#page-13-0)ds up to the requested number of bytes, according to the receive side I/O Data Size parameter (only full data val[ues are retrieved\). Only](#page-13-0) a single read operation can be active at a time. If a request is made while a read operatio[n](#page-14-0) is in [progress, then the new request will fail. If](#page-13-0) overlapped I/O is requested and the function returns an error sta[tus, the overlapped operation may](#page-14-0) not have been initiated. No matter how an I/O operation ends though, even if it [could not be started,](#page-15-0) an I/O completion event will be triggered if at all possible.

WARNING: [If the I/O Overlapped param](#page-16-0)eter is enabled (permitting background read processing), [then the I/O buffer handed to](#page-16-0) [hpdi32](#page-16-0) read() must remain available until the operation [completes. Failure to](#page-17-0) do so will [lik](#page-16-0)ely result either in stack corruption or a general protection fault.

CAUTION: [An Rx Overrun may](#page-18-0) occur during a read request when using DMA (either Demand [Mod](#page-18-0)e [or Non-Demand Mode\) with A](#page-18-0)pplication Buffers. Such overruns can arise because of the [overhead required to prepare](#page-18-0) the memory for DMA use. To reduce this overhead, reduce the size [of the I/O request. To elimin](#page-18-0)ate this overhead, use API Buffers for I/O requests. The likelihood of such Rx Overruns can be reduced by [using larger Rx FIFOs. The likelihood of such Rx](#page-19-0) Overruns [ca](#page-19-0)n also be reduced by reducing the Rx clock rate.

[CAUTION:](#page-19-0) [For those boards](#page-19-0) without the Single Cycle Disable feature (see the Board Control [Register\) Dem](#page-20-0)and Mode DMA based reads may produce an Rx FIFO Under Run. If this does o[ccur](#page-20-0), then the failure status [GSC_INVALID_DATA](#page-20-0) will be returned, reflecting that the read [buffer contains](#page-21-0) [invalid data. On](#page-20-0) boards with 32-bit PCI interfaces this can occur only when the data [size](#page-21-0) is [8-bit or 16-bit. On boards with 64-bit PCI interfaces this can occur with any data size](#page-21-0) [setting.](#page-22-0)

[NOTE:](#page-22-0) Thoroughly examine the various I/O Parameters to determine the settings required for [each application.](#page-23-0)

NOTE: [For DMA based I/O using Application Buffers, the buffer mu](#page-24-0)st be both readable and [writable. This](#page-24-0) usually means that buffers cannot be declared as const or static const. I/O [requests will fail if the buffer does](#page-25-0) not have read/write access.

[N](#page-26-0)[O](#page-25-0)TE: Applications may make I/O requests of any size. However, the maximum amount of data that can [be transfer in](#page-26-0) a single call is approximately 256MB. This upper limit is based on the macro [GSC_IO_STATUS](#page-26-0)_COUNT_MASK.

[Prototype](#page-26-0)

U32 hpdi32 read(void* handle, void* buffer, U32 bytes, U32* count);


```
#include "hpdi32_api.h"
#include "hpdi32_dsl.h"
    buffer, 
void*
    U32 status;
    if (!verbose)
    else
    {
        printf("I/O Read Operation:\n");
        printf(" Status: 0x%1X\n, (long) status);
    return(status);
#include <stdio.h> 
U32 hpdi32_dsl_read(
   void* \overline{\phantom{a}} handle,
    U32 bytes,
 U32* count, 
   int verbose)
{
    status = hpdi32 read(handle, buffer, bytes, count);
    {
     } 
        printf(" Requested: 0x81X\n\cdot 7, (long) bytes);
        printf(" Received: 0x%1X\n, (long) count[0]);
     } 
}
```
5.13. h pdi32_reg_mod()

This function is the entry point to performing a read-modify-write on a register. The function should only be called after a successful open of the respective device via hpdi32_open(). Only the HPDI32 firmware registers (those defined inside hpdi 32 api.h) may be modified. All PCI and PLX registers are read-only.

Prototyp e

U32 hpdi32 reg mod(void* handle, U32 reg, U32 value, U32 mask);


```
value,
U32
    status = hpdi32_reg_mod(handle, HPDI32_BCR, value, mask); 
     { 
        printf("BCR Modify:\n"); 
        printf(" Value: 0x%lX\n", (long) value);
        printf(" Mask: 0x&1X\n", (long) mask);
     return(status); 
}
#include <stdio.h>
#include "hpdi32_api.h" 
#include "hpdi32<sup>dsl.h"</sup>
U32 hpdi32_dsl_reg_bcr_mod(
    void* handle, 
 U32 mask, 
    int verbose)
{
     U32 status; 
     if (!verbose) 
     { 
     } 
    else if (status != GSC_SUCCESS)
        printf("hpdi32 reg mod() failure: %ld\n", (long) status);
     } 
     else 
     { 
     }
```
5.14. hp ea di32_reg_r d()

This function is the entry point to reading the value from an HPDI32 register. The function should only be called after a successful open of the respective device via hpdi32_open(). All HPDI32 registers may be read.

Prototype

```
U32 hpdi32_reg_read(void* handle, U32 reg, U32* value);
```



```
#include "hpdi32 api.h"
#include "hpdi32 dsl.h"
U32 hpdi32_dsl_reg_bcr_read(void* handle, U32* value, int verbose)
    status = hpdi32_reg_read(handle, HPDI32_BCR, value); 
    else if (status != GSC_SUCCESS) 
    {
        printf("hpdi32 reg read() failure: %ld\n", (long) status);
 } 
   return(status);
}
#include <stdio.h> 
{
     U32 status; 
     if (!verbose) 
     { 
 } 
     } 
    else
    {
        printf("BCR Read: 0x81X\n", (long) value[0]);
```
5.15. hpdi32_reg_ i wr te()

This function is the entry point to writing to the register. The function should only be called after a successful open of the respective device via hpdi32_open(). Only the HPDI32 firmware registers (those defined inside hpdi32 api.h) may be modified. All PCI and PLX registers are read-only.

Prototyp e

U32 hpdi32_reg_write(void* handle, U32 reg, U32 value);


```
#include "hpdi32 api.h"
#include "hpdi32_dsl.h"
U32 hpdi32_dsl_reg_bcr_write(void* handle, U32 value, int verbose)
    status = hpdi32 reg write(handle, HPDI32 BCR, value);
     { 
        printf("hpdi32 reg write() failure: %ld\n", (long) status);
        printf("BCR Write: 0x%lX\n", (long) value);
    }
#include <stdio.h>
{ 
    U32 status; 
     if (!verbose)
     } 
    else if (status != GSC SUCCESS)
     { 
    }
     else 
     { 
     return(status); 
}
```
5.16. h pdi32_reset()

This function is the entry point to perform a device hardware reset. The function should only be called after a successful open of the respective device via hpdi32_open(). In doing this, any I/O operations in progress are aborted.

WARNING: The API performs a variety of actions during this call that are in addition to the hardware reset . This is necessary for proper API operation. If an application initiates a hardware reset by writing to the Board Control Register the results may be data loss or corruption.

Prototyp e

```
U32 hpdi32 reset(void* handle);
```



```
#include <stdio.h>
#include "hpdi32_api.h" 
#include "hpdi32<sup>dsl.h"</sup>
```

```
U32 hpdi32_dsl_reset(
void* handle, int verbose)
{ 
    U32 status;
        printf("hpdi32_reset() failure: %ld\n", (long) status);
    {
        printf("Device Reset: 0x%lX\n", (long) handle); 
    status = hpdi32 reset(handle);
     if (!verbose)
     { 
     } 
    else if (status != GSC_SUCCESS)
     { 
    }
     else 
     } 
     return(status); 
}
```
5.17. hpdi32_status_text()

This function is the entry point to retrieving a text based description of the status values supported by the SDK.

Prototype

```
U32 hpdi32_status_text(U32 status, char* text, size_t size);
```



```
status;
     if (!verbose) 
     { 
#include <stdio.h> 
#include "hpdi32_api.h"
#include "hpdi32_dsl.h"
U32 hpdi32 dsl status text(U32 stat, int verbose)
{ 
     char buf[128]; 
     U32 
    status = hpdi32 status text(stat, buf, sizeof(buf));
```

```
 } 
else if (status != GSC SUCCESS)
 { 
    printf("hpdi32 status text() failure: 0x%lX\n", (long) status);
    printf("Status: 0x%lX: %s\n", (long) stat, buf); 
}
 } 
 else 
 { 
return(status);
```
5.18. h pdi32_version_get()

}

This function is the entry point to retrieving version numbers. Without a valid device handle, only the API Library version number is accessible. Access to the Device Driver's version number requires a valid device handle. The following table lists macros associated with this service.

Prototype

```
U32 hpdi32_version_get(
   void* handle,
   U8 id, 
 char* version
,
size_t size);
```



```
#include "hpdi32_api.h"
U32 hpdi32_dsl_version_get(void* handle, U8 id, int verbose)
            status;
#include <stdio.h>
#include "hpdi32_dsl.h" 
{ 
    U32
     char ver[32];
```

```
status = hpdi32 version qet(handle, id, ver, sizeof(ver));
    if (!verbose)
        printf("hpdi32_version_get() failure: %ld\n", (long) status);
        printf("Version: %s\n", ver);
    }
     return(status); 
     { 
     } 
    else if (status != GSC SUCCESS)
     { 
 } 
    else
    {
```
5.19. hpdi32_write()

}

This function is the entry point to writing transmit data to an HPDI32. The function should only be called after a successful open of the respective device via hpdi32 open(). The operation will be carried out according to the current set of transmit side I/O Parameters. If the Overlap Enable option is disabled, then the function will block and return either when the requested amount of data has been written or when the timeout period has lapsed, which ever occurs first. If the Overlap Enable option is enabled, the function will return immediately and the operation will be carried out in the background. In this case the application must either use I/O Completion Notification or query the transmit side I/O Status parameters to determine when the operation completes and how much data was read. The service writes up to the requested number of bytes, according to the transmit side I/O Data Size parameter (only full data values are written). Only a single write operation can be active at a time. If a request is made while a write operation is in progress, then the new request will fail. If overlapped I/O is requested and the function returns an error status, the overlapped operation may not have been initiated. No matter how an I/O operation ends though, even if it could not be started, an I/O completion event will be triggered if at all possible.

WARNING: If the I/O Overlapped parameter is enabled (permitting background write processing), then the I/O buffer handed to hpdi32_write() must remain available until the operation completes. Failure to do so will likely result either in stack corruption or a general protection fault.

CAUTION: The Tx FIFO may run empty during a write request, resulting in a data transfer pause, when using DMA (either Demand Mode or Non-Demand Mode) with Application Buffers. Such overruns can arise because of the overhead required to prepare the memory for DMA use. To reduce this overhead, reduce the size of the I/O request. To eliminate this overhead, use API Buffers for I/O requests. The likelihood of such Rx Overruns can be reduced by using larger Rx FIFOs. The likelihood of such Rx Overruns can also be reduced by reducing the Rx clock rate.

CAUTION: For those boards without the Single Cycle Disable feature (see the Board Control Register) Demand Mode DMA based writes may produce a Tx FIFO Overrun. If this does occur, then the failure status GSC_INVALID_DATA will be returned, reflecting that the Tx FIFO image does not reflect the data written to it. On boards with 32-bit PCI interfaces this can occur only when the data size is 8-bit or 16-bit. On boards with 64-bit PCI interfaces this can occur with any data size setting.

NOTE: Thoroughly examine the various I/O Parameters to determine the settings required for each application.

NOTE: For DMA based I/O using A pplication Buffers, the buffer must be both readable and writable. This usually means that buffers cannot be declared as const or static const. I/O requests will fail if the buffer does not have read/write access.

NOTE: Applications may make I/O requests of any size. However, the maximum amount of data that can be transfer in a single call is approximately 256MB. This upper limit is based on the macro GSC_IO_STATUS_COUNT_MASK.

Prototype

```
U32 hpdi32_write( 
 void* handle, 
  const void* buffer, 
 U32 bytes,
   U32* count);
```



```
#include <stdio.h> 
#include "hpdi32_api.h" 
#include "hpdi32_dsl.h" 
U32 hpdi32_dsl_write(
    void* handle, 
    U32 status; 
    status = hpdi32 write(handle, buffer, bytes, count);
     } 
    else if (status != GSC_SUCCESS) 
   const void* buffer, 
    U32 bytes, 
    U32* count, 
    int verbose) 
{ 
     if (!verbose) 
    {
```

```
 { 
       printf("hpdi32 write() failure: %ld\n", (long) status);
        printf("I/O Write Operation:\n"); 
        printf(" Status: 0x%lX\n", (long) status);
     } 
    else 
     { 
        printf(" Requested: 0x%lX\n", (long) bytes); 
        printf(" Sent: 0x%lX\n", (long) count[0]); 
     } 
    return(status); 
}
```
6. Configuration Parameters

The HPDI32 and the API Library include a number of configurable features. These features are referred to by the API as Configuration Parameters. This section describes all of the HPDI32 Configuration Parameters.

6.1. Parameter Macros

parameter is described (in this section) along with the set of utility macros designed to facilitate configuration of and access to the respective parameters. Parameter macros fall into three groups, which are described in the following paragraphs. All macros are described in the following pages in association with their respective parameters. The The Configuration Parameters are grouped according to their functional categories. Within each category each parameter categories are as given in the below table.

6 .1.1. Parameter Definitions

The first group of macros includes the parameter definitions. These are used to identify the specific parameter to be accessed. These macros begin with "HPDI32" and are followed immediately by upper case letters identifying the parameter category. For example "HPDI32 MISC " prefaces all Miscellaneous Parameter identifiers. These macros end with upper case letters indicating the name of the specific parameter. For example "HPDI32_MISC_STRICT_ARGUMENTS" identifies the Miscellaneous Strict Arguments parameter. arameter category. For example "HPDI32 MISC " p acros end with upper case letters indicating t ces all Miscellaneous Parameter identifiers. he name of the specific parameter. For exam

6 .1.2. Value Definitions

The second group of macros identifies predefined values associated with the respective parameters. These macros begin with the Parameter Definition and are followed by a single underscore ("") then upper case letters that reflect the meaning of the respective values. For example the macro he meaning of the respective v For example the "HPDI32_MISC_STRICT_ARGUMENTS_DISABLE" is the value that represents the parameter's *disabled* setting.

6. 1.3. Service Definitions

T he third group of macros performs operations on parameters. These are utility macros that retrieve parameter settings and states or assign parameter values. These macros include the Parameter Definition followed by a double underscore (" ") then upper case letters that reflect the action to perform. For example "HPDI32 MISC STRICT ARGUMENTS GET ()" retrieves the current setting of the Miscellaneous Strict Arguments parameter. These macros include arguments, which are described as follows.

6.1.3.1. Device Handle: h

In the service macros, the argument h refers to the device handle used to access the respective device. This handle is obtained by calling hpdi32_open(). This argument must not be NULL.

6.1.3.2. Which Bits: w

In the service macros, the argument w refers to any combination of the HPDI32_WHICH_XXX bits. Refer to paragraph [3.6](#page-37-0) on page [38.](#page-37-0) With some parameters this argument is unused or is specified inside the macro's replacement text. In those cases the w is not included as a macro argument.

6 .1.3.3. Set Value: s

pa rameters the value can be arbitrarily assigned by the application. With most parameters this argument should be on e of the predefined value definitions. The s is not included as a macro argument for those cases where either a va lue is not being applied or the value applied is specified inside the macro replacement text. In the service macros, the argument s refers to the value to be applied to the referenced parameter. With some

6.1.3.4. Get Value: g

In the service macros, the argument g refers to the address of the variable to receive the parameter's current setting. In cases where the current setting is not being read, this argument has been omitted from the service macro. In all cases, this argument can be NULL, in which case the current value is not retrieved.

6.2. Cable Parameters

signals is controlled by HPDI32 firmware based registers. Applications are free to manipulate the configuration either via the API's register access services or the Cable Parameter access services. When accessing the Cable Parameters any number or combination of appropriate HPDI32 WHICH XXX identifiers may be used, even none. The following table summarizes the Cable Parameters. The purpose of the Cable Parameters is to permit access to and control of the signals available at the HPDI32's external interface connecter. All Cable Parameters are put in a default state when the device is opened and are returned to that state via the hpdi32_init() and hpdi32_reset() services. The configuration of the cable

NOTE: When a Flow Control signal's mode is set to GPIO, then it defaults to a GPIO input. If the mode is retrieved without also being set, then the mode is reported as GPIO, but might be configured as an output.

6.2.1. Cable Parameter: Clock State

The purpose of this read-only parameter is to report the state of the Cable Clock signal. The state is considered *active* if the signal is driven by the board itself or is expected to be driven by a remote device. The state is considered *inactive* otherwise. If the transmitter is enabled then the board drives the signal and its state is reported as *active*. If the receiver is enabled the state is reported as *active* since it should be driven by the remote device. The state is otherwise reported as *inactive*. The following tables describe the macros associated with this parameter.

6.2.2. Cable Parameter: Command Mode

The purpose of this parameter is to control and report the Cable Command Mode for those Cable Command signals which are configurable. In this respect, the signals operate either in a Flow Control mode to control data flow over the cable interface or as General Purpose I/O. The following tables describe the macros associated with this p arameter.

 $*$ The *XXX* sequence refers to the following individual options: 0, 1, 2, 3, 4, 5 and 6 for Cable Command signals zero to six, GPIO 0, GPIO 1, GPIO 2, GPIO 3, GPIO 4, GPIO 5 and GPIO 6 for the Cable Command signals configured as GPIO lines zero to six, and for this Cable Command signals configured as Flow Control it includes FV for Frame Valid, LV for Line Valid, SV for Status Valid, RR for Receive Ready, TR for Transmit Ready, RE for Receive Enable, and TE for Transmit Enable.

6.2.3. Cable Parameter: Command State

The purpose of this read-only parameter is to report the state of the Cable Command signals. When the signal is in its Flow Control mode, the state is reported as active when the signal is driven, or is expected to be driven. The state is reported as inactive otherwise. When in the signal's GPIO mode, the state is reported as active when the signal is read as high, and is reported as inactive when read as low.

 $*$ The *XXX* sequence refers to the following individual options: 0, 1, 2, 3, 4, 5 and 6 for Cable Command signals zero to six, GPIO 0, GPIO 1, GPIO 2, GPIO 3, GPIO 4, GPIO 5 and GPIO 6 for the Cable Command signals configured as GPIO lines zero to six, and for this Cable Command signals configured as Flow Control it includes FV for Frame Valid, LV for Line Valid, SV for Status Valid, RR for Receive Ready, TR for Transmit Ready, RE for Receive Enable, and TE for Transmit Enable.

6.3. FIFO Parameters

The purpose of the FIFO Parameters is to permit access to and control of the transmit and receive FIFOs. All FIFO Parameters are put in a default state when the device is opened and are returned to that state via the hpdi32_init() and hpdi32_reset() services. The configuration of the FIFOs is partly controlled by HPDI32 firmware based registers. Applications are free to manipulate the configuration either via the API's register access services or the FIFO Parameter access services. When using the service hpdi32 config(), any number or combination of HPDI32 WHICH TX or HPDI32 WHICH RX may be used, even none. The transmit FIFO will only be accessed if the transmit bit is set and the receive FIFO will only be accessed if the receive bit is set. If neither is set, then no action will be taken. The following table lists the FIFO Parameters.

6.3.1. FIFO Parameter: Almost Level

The purpose of this parameter is to control and report the FIFO Almost Full and Almost Empty status levels. When using the service hpdi32 config(), any number or combination of HPDI32 WHICH AF or HPDI32 WHICH AE may be used, even none (in addition to the transmit and receive bits described above). The Almost Full level will only be accessed if the Almost Full bit is set and the Almost Empty level will only be accessed if the Almost Empty bit is set. If neither is set, then no action will be taken. Which ever bits are set, they will be applied to transmit and receive FIFOs, respectively. The following tables describe the macros associated with this parameter.

WARNING: The API automatically resets the referenced FIFOs when either Almost Level is set. This insures that the setting takes affect immediately. A side affect however is that any data in the FIFO is lost .

WARNING: Applications should not apply settings to any FIFO Almost Level while an I/O operation is in progress using the respective FIFO. Doing so will result in the loss of any data in the FIFO and will interfere with proper transfer of data through the board.

NOTE: The API will automatically limit the FIFO Almost Level parameter values to the size of the respective FIFO, when the FIFO size is known.

* The *XXX* sequence refers to the following individual options: RX_AE for the Rx FIFO Almost Empty level, RX AF for the Rx FIFO Almost Full level, TX AE for the Tx FIFO Almost Empty level and TX AF for the Tx FIFO Almost Full level.

6.3.2. FIFO Parameter: Reset

The purpose of this parameter is to control the resetting of the respective FIFOs. The following tables describe the macros associated with this parameter.

WARNING: Applications should not reset a FIFO while in use by an I/O operation. Doing so will result in the loss of any data in the FIFO and will interfere with proper transfer of data through the board.

* The *XXX* sequence refers to the following individual options: RX for the Rx FIFO and TX for the Tx FIFO.

6 .3.3. FIFO Parameter: Size

The purpose of this read-only parameter is to report the size of the respective FIFOs. The following tables describe the macros associated with this parameter. If the HPDI32 does not support the FIFO Size Registers then the size is r eported as zero (0).

* The *XXX* sequence refers to the following individual options: RX for the Rx FIFO and TX for the Tx FIFO.

6.3.4. FIFO Parameter: Status

The purpose of this read-only parameter is to report the fill level status of the respective FIFOs. The following tables describe the macros associated with this parameter. If the FIFO Almost Levels are set to illogical values (overlapping or larger that the FIFO size) then the status returned may be incorrect.

* The *XXX* sequence refers to the following individual options: RX for the Rx FIFO and TX for the Tx FIFO.

6.3.5. FIFO Parameter: Transfer Size

The purpose of this read-only parameter is to report the number of samples the API guarantees can be transferred to or from the respective FIFO by an I/O request (i.e. a read or write request). The number returned is not an exact number and may be much less than the exact number. Essentially, it is simply the number the API is able to discern by examining the board's features and state and is the number the API guarantees can be transferred to or from the respective FIFO at that moment. The following tables describe the macros associated with this parameter. If the FIFO Almost Levels are set to illogical values (overlapping or larger that the FIFO size) then the number returned may be invalid.

* The *XXX* sequence refers to the following individual options: RX for the Rx FIFO and TX for the Tx FIFO.

6.4. I/O Parameters

The purpose of the I/O Parameters is to permit access to and control of transmit and receive I/O operations. All I/O Parameters are put in a default state when the device is opened and are returned to that state via the hpdi32 init() service. The configuration of the I/O Parameters is retained entirely within the API and cannot be altered by any HPDI32 registers. When using the service hpdi32_config(), any number or combination of HPDI32_WHICH_TX or HPDI32_WHICH_RX may be used, even none. The transmit I/O Parameters will be accessed only if the transmit bit is set and the receive I/O Parameters will be accessed only if the receive bit is set. If neither i s set, then no action will be taken.

The API can perform I/O transfer operations using either of two types of buffers. First, it can use Application Buffers which are allocated and maintained entirely by the application. These are obtained by malloc() type services and, through the processor's memory manager, appear to the application to be contiguous memory. These buffers are, in-fact, scattered throughout physical memory and at times are paged out to the hard disk. The second buffer type, API Buffers, is memory that is physically contiguous and that is also locked in place in memory until released via the API. Application Buffers have the advantage that they can be significantly larger than API Buffers. API Buffers have the advantage that they require less overhead during I/O operations, potentially producing higher throughput rates. For I/O requests, applications can choose at will what type of buffers to use and, if using API Buffers, which API Buffer to use (Tx or Rx). There is a slight performance penalty however, when switching between Application Buffers and API Buffers, and vise-versa. If an application can acquire API Buffers of suitable size, then the best results will generally be achieved by using those exclusively. Additionally, if an application is interested primarily in transmitting data or in receiving data, then the best performance can generally be gained by using the two API Buffers in a ping-pong sequence; one buffer being used for I/O while the other is being processed, then switching over as soon as processing is done.

conclusion of the operation. Overlapped I/O is selected merely by enabling the I/O Overlap Enable parameter. When this is done I/O requests return immediately, while the operation is carried out in the background. For both methods, there are two ways of determining when and how an operation concludes. The first method is by polling. By using the I/O Status parameter an application can query for the status of an I/O operation. This indicates if the operation is still in progress, if it has ended, and how (timeout, abort, error) and how much data was transferred. This can be done by any thread both for overlapped I/O and blocking I/O (i.e. one thread can check if another is still blocked on an I/O operation). The second method is by event notification, which is available both as a callback and as a wait service. Using the callback service an application can provide a function pointer and an arbitrary argument that is invoked when the I/O completes (Tx and Rx are independently configurable). The callback occurs in a separate thread context and must return before any follow-on callbacks can be made. (The callback receives the device handle, an application's arbitrary value, and the I/O status as arguments.) Using the wait service, any number of threads can block until an I/O operation ends. Each thread can independently wait on Tx and/or Rx. When a wait request is made the thread will block until the first of the referenced operations ends. This occurs whether the I/O operation began before the request was made of began afterwards. Once resumed the I/O Status parameter must be queried t o determine the I/O completion status. The API supports blocking and overlapped I/O requests. The default is blocking I/O where the call returns at the

The follo wing table lists the I/O Parameters.

6.4.1. I/O Parameter: Abort

The purpose of this parameter is to abort an ongoing I/O operation. This parameter is applicable to active I/O requests only. No action occurs if none are active at the time an abort request is made. There is also no affect on future I/O requests. In the hpdi32_config() service the Transmit and Receive selections are made using individual HPDI32 WHICH XX bits. (Here "XX" is "TX", "RX" or any of the predefined combinations.) The followin g tables describe the macros associated with this parameter.

* The *XXX* sequence refers to the following individual options: RX for the data reads and TX for the data writes.

6.4.2. I/O Parameter: Aborted

The purpose of this read-only parameter is to determine if an I/O abort has occurred. This is applied against the I/O status that exists at the time, and will reference the status from the last operation concluded, if applicable, or an ongoing operation, if one is active. Only the most recent or current status is available. The status of previous operatio ns is not available. The following tables describe the macros associated with this parameter.

* The *XXX* sequence refers to the following individual options: RX for the data reads and TX for the data writes.

6 .4.3. I/O Parameter: Buffer Pointer

The purpose of this read-only parameter is to retrieve the pointer to a respective API Buffer. If the application has not configured the size of the respective buffer, then the pointer returned will be NULL. The following tables describe the macros associated with this parameter.

WARNING: Applications must obtain a fresh pointer each time a change is made to the API Buffer size. Use of a stale pointer may generate a memory protection fault. Refer to the I/O Buffer Size parameter in the next section.

WARNING: For DMA based I/O using Application Buffers, the buffer must be both readable and writable. This usually means that buffers cannot be declared as const or static const. I/O requests will fail if the buffer does not have read/write access.

* The *XXX* sequence refers to the following individual options: RX for the data reads and TX for the data writes.

6 .4.4. I/O Parameter: Buffer Size

The purpose of this parameter is to adjust and retrieve the size of the respective API Buffer. The following tables d escribe the macros associated with this parameter.

NOTE: The Buffer Size cannot be changed while the buffer is in use by an I/O operation.

NOTE: The API has no control over the amount of memory the OS will grant in response to an API Buffer allocation request. Each of the API Buffers is a contiguous block of memory requested requested by the application. Applications must therefore examine this parameter after it is adjusted to guard against memory protection faults. of the OS by the Device Driver. The OS manages these types of resources differently than application memory resources so the size of the API Buffer obtained may be significantly less then

NOTE: A request to increase the API Buffer Size may take several seconds to complete. This is due entirely to OS and is not controllable by the API or the driver.

NOTE: Each time the application requests an API Buffer size change, the pointer used to access the buffer is likely to also change. Applications must therefore obtain a fresh pointer following a size change request. Refer to the I/O Buffer Pointer parameter description in the previous section.

6.4.5. I/O Parameter: Callback Argument

The purpose of this parameter is to modify and report the application provided argument that it receives as "arg2" for an I/O completion callback event. The following table s describe the macros associated with this parameter.

NOTE: Applications must remember that the macros GSC_NO_CHANGE and GSC_DEFAULT have special meaning when applying parameter modifications. If the application specific value being supplied for this parameter happens to equal either of these values, then the results will be according to the API's use of these special values rather than the applications intent.

NOTE: This parameter can be accessed and altered during the callback, but the callback must return before subsequent callbacks can be made on the same I/O transfer direction.

* The *XXX* sequence refers to the following individual options: RX for the data reads and TX for the data writes.

6.4.6. I/O Parameter: Callback Function

The purpose of this parameter is to modify and report th e application provided function pointer for I/O completion events. The following tables describe the macros associated with this parameter.

NOTE: This parameter can be accessed and altered during the callback, but the callback must return before subsequent callbacks can be made on the same I/O transfer direction.

HPDI32_IO_CALLBACK_FUNC_XXX_SET(h,s) This requests a function pointer change. *

* The *XXX* sequence refers to the following individual options: RX for the data reads and TX for the data writes.

6.4.7. I/O Parameter: Data Size

The purpose of this parameter is to modify and report the base Data Size for data transfers on the external cable interface. This parameter specifies the size of each sample transferred across the cable in bytes. The following tables describe the macros associated with this parameter.

NOTE: Whatever Data Size is used, it is always aligned against the lowest cable data byte.

* The *XXX* sequence refers to the following individual options: RX for the data reads and TX for the data writes.

6.4.8. I/O Parameter: DMA Channel Select

The purpose of this parameter is to modify and report the API's processing of DMA channel selection when I/O requests are made and completed. This parameter is applicable only when applications opt to DMA for I/O requests. The following tables describe the macros associated with this parameter.

NOTE: The PCI interface chip used on all HPDI32s includes two DMA channels/controllers. If the HPDI32 supports the Feature Set Register and the DMA Channel 1 bit is set (the HPDI32 FSR DMA CH1 bit) then the HPDI32 supports DMA on both channels. Otherwise the firmware supports DMA on only the first DMA channel, meaning that the board cannot support simultaneous DMA reads and writes.

6 .4.9. I/O Parameter: DMA Control Mode

The purpose of this parameter is to modify and report the API's handling of I/O requests using Non-Demand Mode DMA. The following tables describe the macros associated with this parameter.

6 .4.10. I/O Parameter: DMA Priority

The purpose of this parameter is to modify and report the DMA data transfer priority assigned during I/O requests. This parameter is applicable only when applications opt to use DMA for simultaneous I/O reads and writes. The following tables describe the macros associated with this parameter.

NOTE: If I/O is active in both directions (read and write) at the same time, and both have the same priority, then this results in rotating priority. This occurs whether the priority for both is either enabled or disabled.

* The *XXX* sequence refers to the following individual options: RX for the data reads and TX for the data writes.

eter: Mode 6.4.11. I/O Param

The purpose of this parameter is to modify and report the data transfer mode used by the API during I/O requests. The following tables describe the macros associated with this parameter.

NOTE: For DMA based I/O using Application Buffers, the buffer must be both readable and writable. In some cases this means that buffers cannot be declared as const or static const. I/O requests will fail if the buffer does not have read/write access.

6.4.12. I/O Parameter: Overlap Enable

The purpose of this parameter is to modify and report on the API's foreground or background processing of I/O I/O. The following tables describe the macros associated with this parameter. requests. When I/O requests are made the API will use this parameter's setting to control how the request is processed. If the option is enabled then processing occurs as overlapped I/O. Otherwise it is performed as blocking

 $*$ The *XXX* sequence refers to the following individual options: RX for the data reads and TX for the data writes.

6 .4.13. I/O Parameter: PIO Threshold

The purpose of this parameter is to modify and report the threshold for I/O requests where the API automatically reverts to PIO mode verses the configured mode. When I/O requests are made the API will compare the requested number of samples to this parameter's value. If the request is at or below this level, then PIO is used rather than the configured mode. This is because PIO is more efficient with smaller sized I/O requests. The following tables describe the macros associated with this parameter.

6.4.14. I/O Parameter: Single Cycle

because the board momentarily halts data transfer, meaning the Single Cycle firmware feature is Absent. This is generally applicable only to HPDI32 boards with either older or custom firmware. On newer boards which include the Single Cycle Disable feature, the API ignores this parameter. This parameter is applicable only for Demand Mode DMA transfers whose data size, in bits, is less than the board's PCI bus size, in bits, and then only on those boards which do not include the Single Cycle Disable feature. This parameter can be ignored under all other circumstances. The following tables describe the macros associated with this parameter. The purpose of this parameter is to modify and report a setting that tells the API how the HPDI32 responds during Demand Mode DMA transfers when the Tx FIFO becomes Almost Full or the Rx FIFO becomes Almost Empty. In essence, this parameter tells the API whether the HPDI32 slows or pauses data transfer between the respective FIFO and the DMA engine at the given fill level. When data transfer slows it is because the board reverts to using single cycle accesses to transfer data, meaning the Single Cycle firmware feature is Present. When data transfer pauses it is

NOTE: There are no known cases where an HPDI32 has different Tx and Rx characteristics. Applications must therefore insure that the Tx and Rx parameters are set the same.

.4.15. I/O Parameter: Status 6

The purpose of this parameter is to report the current I/O status. The status returned includes the set of GSC_IO_STATUS_XXX fields and bits for the referenced I/O request, which may have completed or may still be active. The following tables describe the macros associated with this parameter.

* The *XXX* sequence refers to the following individual options: RX for the data reads and TX for the data writes.

6.4.16. I/O Parameter: Timeout

The purpose of this parameter is to modify and report the API's timeout limit for I/O requests. When I/O requests are made the API will terminate the request if it has not completed in the specified number of seconds. The following tables describe the macros associated with this parameter.

NOTE: Applications should avoid setting the timeout limit to zero (0) when using any form of DMA. Doing so may result is inefficient use of DMA and it may be noticeable slower than expected.

NOTE: When using Demand Mode DMA applications should set the timeout period long enough to guarantee that successful transfers complete before the timeout limit expires. This is because the transfer will be aborted when the timeout period lapses and because the amount of data transferred will be unknown.

* The *XXX* sequence refers to the following individual options: RX for the data reads and TX for the data writes.

6.5. In terrupt Parameters

The purpose of the Interrupt Parameters is to permit access to and control of the HPDI32 hardware based interrupts. All Interrupt Parameters are put in a default state when the device is opened and are returned to that state via the hpdi32 init() service. The hardware based interrupt configuration is returned to its default state via the hpdi32_reset() service. The configuration of the Interrupt Parameters is retained mostly within the HPDI32 firmware registers. Applications have access to the HPDI32 interrupt registers but it is advised that they be accessed only through the Interrupt Parameters services. When using the service hpdi32_config(), any number or combination of HPDI32_WHICH_IRQ_XXX bits may be used, even none. An interrupt is accessed only if it's respective "which" bit is set. If none is set, then no action will be taken.

NOTE: The interrupt related "which" bits include both general and specific definitions for those cable signals which can have dual functionality. The purpose of providing the different forms is to permit greater clarify in application code. These are for reference and usability purposes only and do not refer to different interrupts. In addition, use of any particular definition will not alter which functionality is active at any particular time.

Each of the Interrupt Parameters includes a number of utility service macros. Rather include all variations of these macros, the table list many using an *XXX* string. In the tables the *XXX* sequence generally refers to the following individual options: TX_E, TX_AE, TX_AF, TX_F, RX_E, RX_AE, RX_AF, RX_F for the Empty, Almost Empty, Almost Full and Full Tx and Rx fill levels, COA and COI for Cable Command Signal 0 active and inactive, respectively, C1, C2, C3, C4, C5 and C6 for Cable Command Signals one through six, the Flow Control configured for Rx Ready, TR for Tx Ready, RE for Rx Enable and TE for Tx Enable, and the GPIO configured Cable Command signals GPIO_0, GPIO_1, GPIO_2, GPIO_3, GPIO_4, GPIO_5, as well as GPIO_6H and GPIO_6L for GPIO Cable Command signals FVB and FVE for Frame Valid Begin and End, LV for Line Valid, SV for Status Valid, RR 6 High and Low.

The following table lists the Interrupt Parameters.

6.5.1. Interrupt Parameter: Callback Argument

The purpose of this parameter is to modify and report the application provided argument that is receives as " $\arg 2$ " during an interrupt callback event. The following tables describe the macros associated with this parameter.

NOTE: Applications must remember that the macros GSC_NO_CHANGE and GSC_DEFAULT have special meaning when applying parameter modifications. If the application specific value being supplied for this parameter happens to equal either of these values, then the results will be according to the API's use of these special values rather than the applications intent.

NOTE: This parameter can be accessed and altered during the callback, but the callback must return before subsequent callbacks can be made on the same interrupt.

* The *XXX* sequence refers to the service macro options given in paragraph [6.5,](#page-85-0) page [86.](#page-85-0)

.5.2. Interrupt Parameter: Callback Function 6

The purpose of this parameter is to modify and report the application provided callback function pointer for an interrupt callback event. The following tables describe the macros associated with this parameter.

NOTE: This parameter can be accessed and altered during the callback, but the callback must return before subsequent callbacks can be made on the same interrupt.

* The *XXX* sequence refers to the service macro options given in paragraph [6.5,](#page-85-0) page [86.](#page-85-0)

6.5.3. Interrupt Parameter: Enable

The purpose of this parameter is to modify and report the enabled state of the respective interrupt. The following tables describe the macros associated with this parameter.

WARNING: The Rx FIFO Almost Empty and Rx FIFO Empty interrupts may be used for I/O read requests so should not be disabled by applications. The Tx FIFO Almost Full and Tx FIFO Full interrupts may be used for I/O write requests so should not be disabled by applications. Disabling any of these interrupts can interfere with normal I/O operations. This could result in reduced I/O performance or even data loss.

Tx FIFO Almost Full and Tx FIFO Full interrupts. This is to discourage applications from **NOTE:** Utility access macros are not provided for the Rx FIFO Almost Empty, Rx FIFO Empty, disabling these interrupts.

NOTE: When supplying the G SC_ DEFAULT macro as an assignment value for this parameter using any of the below utility service macros, be sure to supply only a single "which" bit. If this is not done, the default assigned will be for that interrupt with the lowest value "which" bit specified.

* The *XXX* sequence refers to the service macro options given in paragraph [6.5,](#page-85-0) page [86.](#page-85-0) Refer to the above notes for certain exceptions.

6 .5.4. Interrupt Parameter: State

The purpose of this read-only parameter is to report the state of the respective interrupt source. The following tables d escribe the macros associated with this parameter.

* The *XXX* sequence refers to the service macro options given in paragraph [6.5,](#page-85-0) page [86.](#page-85-0)

6.5.5. Interrupt Parameter: Trigger Configuration

The purpose of this parameter is to modify and report the Trigger Configuration of an interrupt. The following tables describe the macros associated with this parameter.

WARNING: The Rx FIFO Almost Empty and Rx FIFO Empty interrupts may be used for I/O read requests. The Tx FIFO Almost Full and Tx FIFO Full interrupts may be used for I/O write requests. The Trigger Configuration for these interrupts should not be altered by applications as it can interfere with normal I/O operations. This could result in reduced I/O performance or even data loss.

NOTE: Utility access macros are not provided for the Rx FIFO Almost Empty, Rx FIFO Empty, Tx FIFO Almost Full and Tx FIFO Full interrupt Trigger Configuration parameters. This is to discourage applications from altering this parameter for these interrupts.

* The *XXX* sequence refers to the service macro options given in paragraph [6.5,](#page-85-0) page [86.](#page-85-0) Refer to the above notes for certain exceptions.

6.6. Miscellaneous Parameters

The purpose of the Miscellaneous Parameters is to permit access to and control of HPDI32 parameters which do not readily fit into the other parameter categories. All Miscellaneous Parameters are put in a default state when the device is opened and are returned to that state via the hpdi32_init() service. The hardware based Miscellaneous Parameters are returned to their default states via the hpdi32_reset() service. The configuration of one or more Miscellaneous Parameters is retained within the HPDI32 firmware registers. Applications have access to these HPDI32 registers but it is advised that these parameters be accessed only through the Miscellaneous Parameter services. When using the service hpdi32 config(), the "which" bits argument is ignored. The followin g table lists the Miscellaneous Parameters.

6.6.1. Miscellaneous Parameter: Board Jumpers

describe the macros associated with this parameter. The purpose of this read-only parameter is to report the state of the User Jumper pins on the board, for those that support the feature. The jumper state is reported in the lower two bits of the value retrieved. The following tables

6 .6.2. Miscellaneous Parameter: Favor Tx

The purpose of this parameter is to control and report the API's favoring of transmit operations over receive operations. When the transmitter is favored a small set of configurable parameters, when appropriately processed, are configured to favor transmit operations. If disabled, these same parameters, when appropriately processed, are configured to favor receive operations. The following tables describe the macros associated with this parameter.

6.6.3. Miscellaneous Parameter: Features

The purpose of this read-only parameter is to report the presence of various firmware based HPDI32 features. While this is a read-only parameter the feature being tested must be specified in the respective structure's "set" argument. The following tables describe the macros associated with this parameter.

* The *XXX* sequence refers to the parameter value extensions given in the Set Values table. The extension is that test that follows the base parameter macro text.

6.6.4. Miscellaneous Parameter: GSC Register Mapping

The purpose of this parameter is to control and report the mapping of GSC registers into application and API memory space. This parameter should always be enabled, even if unused by applications. If it is disabled, the API's access to HPDI32 firmware registers operates with reduced efficiency. The following tables describe the macros a ssociated with this parameter.

NOTE: There are circumstances where this feature cannot be enabled and utilized. This is usually limited to embedded hosts here the BIOS doesn't place all PCI memory access regions on CPU Page Size boundaries. If the BIOS cannot be configured to utilize such boundaries, then API performance is degraded.

NOTE: Parameter access utility macros are limited for this parameter as it should always be enabled. The parameter should only be disabled for testing purposes.

6 te .6.5. Miscellaneous Parameter: GSC Regis r Mapping Pointer

The purpose of this read-only parameter is to retrieve the pointer the API uses for direct access to HPDI32 firmware registers. If the GSC Register Mapping feature is enabled the application can use the pointer to directly access HPDI32 firmware registers. If disabled, the pointer returned is NULL. The following tables describe the macros a ssociated with this parameter.

NOTE: There are circumstances where this feature cannot be utilized. This is usually limited to embedded hosts here the BIOS doesn't place all PCI memory access regions on CPU Page Size boundaries. If the BIOS cannot be configured to utilize such boundaries, then API performance is degraded.

6.6.6. Miscellaneous Parameter: PLX Register Mapping

The purpose of this parameter is to control and report the mapping of PLX registers into API memory space. This parameter should always be enabled, even though it is not directly usable by applications. If it is disabled, the API's access to PLX registers operates with reduced efficiency. The following tables describe the macros associated with t his parameter.

NOTE: There are circumstances where this feature cannot be enabled and utilized. This is usually limited to embedded hosts here the BIOS doesn't place all PCI memory access regions on CPU Page Size boundaries. If the BIOS cannot be configured to utilize such boundaries, then API performance is degraded.

NOTE: Parameter access utility macros are limited for this parameter as it should always be enabled. The parameter should only be disabled for testing purposes.

6.6.7. Miscellaneous Parameter : PCI Bus Width

T he purpose of this read-only para meter is to retrieve the HPDI32 board's PCI bus width. This parameter is provided for informational purposes only. The following tables describe the macros associated with this parameter.

NOTE: While this parameter identifies the bus width of the board's PCI interface, this has no bearing on the size of the PCI slot the board is plugged into. The API does not have this information.

6.6.8. Miscellaneous Parameter: Strict Arguments

The purpose of this parameter is to control and retrieve the setting that governs the API's handling of certain unrecognized values. For example, if the setting supplied when adjusting this parameter is not listed in the appropriate table below, then the API can either respond with an error condition or infer the application's intent per the value that was received. If Strict Argument processing is enabled, then processing is terminated with an error status. Otherwise the API is lenient and will try to proceed gracefully. This policy is applicable to parameter processing only, and applies to most parameters. The following tables describe the macros associated with this parameter.

6 .6.9. Miscellaneous Parameter: Strict Configuration

The purpose of this parameter is to control and retrieve the setting that governs the API's handling of certain invalid hardware configuration requests. Support for the parameter is not yet incorporated into the API. For example, if altering a GPIO setting for a Cable Command signal not configured for GPIO, the API can either respond with an error condition or infer the application's intent per the request. If strict processing is enabled, then processing is terminated with an error status. Otherwise the API is lenient and will try to proceed gracefully. This policy is applicable to parameter processing only, and applies to hardware based parameters only. The following tables describe the macros associated with this parameter.

6 r: .6.10. Miscellaneous Paramete Tx/Rx Tri-State

The purpose of this parameter is to control and retrieve the HPDI32's tri-stating of the Tx Enable and Rx Enable signals when not driven high. (In the hardware user manual this is referred to as Test Mode as it was introduced for connected two HPDI32 boards back-to-back for testing purposes.) The following tables describe the macros asso ciated with this parameter.

6 amete .7. Receiver Par rs

The purpose of the Receiver Parameters is to permit access to and control of those parameters that pertain exclusively to the HPDI32's receiver features. All Receiver Parameters are put in a default state when the device is opened and are returned to that state via the hpdi32 init() and hpdi32 reset() services. The configuration of these parameters is retained within the HPDI32 firmware registers. Applications have access to the HPDI32 registers but it is advised that these features be accessed only through the Receiver Parameter services. When using the service hpdi32_config(), the "which" bits argument is ignored. The following table lists the R eceiver Parameters.

6.7.1. Receiver Parameter: Rx Enable

The purpose of this parameter is to control and retrieve the enable state of the receiver. The following tables describe the macros associated with this parameter.

6.7.2. Rec eiver Parameter: Rx Overrun

The purpose of this parameter is to control and retrieve the Rx Overrun condition, when supported in the HPDI32. The following tables describe the macros associated with this parameter.

6.7.3. Receiver Parameter: Row Count

The purpose of this read-only parameter is to retrieve the count of data samples received over the external cable interface during the last frame's Line Valid active period. The following tables describe the macros associated with this parameter.

6 .7.4. Receiver Parameter: State

The purpose of this parameter is to retrieve the Rx Enabled state of the receiver. The following tables describe the m acros associated with this parameter.

6.7.5. Receiver Parameter: Status Count

The purpose of this read-only parameter is to retrieve the count of data samples received over the external cable interface during the last frame's Status Valid active period. In the hpdi32_rx_config_t structure the parameter is listed separately. In the hpdi32_config() service the parameter is accessed only via the parameter identifier. The following tables describe the macros associated with this parameter.

6 .7.6. Receiver Parameter: Rx Under Run

The purpose of this parameter is to control and retrieve the Rx Under Run condition, when supported in the HPDI32. The following tables describe the macros associated with this parameter.

HPDI32_RX_UNDER_RUN_SET(h,s) This requests a setting change.

6 .8. Transmitter Parameters

The purpose of the Transmitter Parameters is to permit access to and control of those parameters that pertain exclusively to the HPDI32's transmitter features. All Transmitter Parameters are put in a default state when the device is opened and are returned to that state via the hpdi32_init() service. The firmware based Transmitter Parameters are also returned to their initial state via the hpdi32_reset() service. The configuration of some of these parameters is retained within the HPDI32 firmware registers. Applications have access to the HPDI32 registers but it is advised that these features be accessed only through the Transmitter Parameter services. When using the service hpdi32 config(), the "which" bits argument is ignored. The following table lists the Receiver **Parameters**

6.8.1. Transmitter Parameter: Auto Start

The purpose of this parameter is to control and retrieve the API's Auto Start feature for the transmitter. If enabled (the default), then the API will automatically set the Tx Start bit in the firmware's Board Control Register to initiate data transfer during write requests. If the parameter is disabled, then the application is responsible for setting the Tx Start bit, when appropriate. The following tables describe the macros associated with this parameter.

WARNING: In the HPDI32 firmware, the Tx Start bit operates in parallel with the Tx Remote Throttling feature. If Remote Throttling is enabled and the Tx Start bit is set, then data will be transferred even if the Remote Throttling input from the remote device says to halt data transfer. This is likely to result in data loss.

NOTE: When the Auto Start parameter is enabled, the API will disable the Remote Throttle parameter. When the Remote Throttle parameter is enabled, the API will disable the Auto Start parameter.

6.8.2. Transmitter Parameter: Auto Stop

The purpose of this parameter is to control and retrieve the API's Auto Stop feature for the transmitter. If disabled additional data is not being put into the FIFO or because the FIFO runs dry when data is pulled out faster than it is put in. In general, the FIFO can run dry either because the data transmission rate exceeds the PCI bus transfer rate or because the PCI bus temporarily stalls under system loading and overhead issues. If enabled, then transmission becomes disabled the instant the Tx FIFO hits the empty state. The following tables describe the macros associated (the default), then once data transmission from the Tx FIFO begins, data transfer from the FIFO will remain enabled (permitting subsequent data flow) even if the FIFO becomes empty. The empty situation can occur because with this parameter.

NOTE: This parameter should remain disabled unless an application has a specific need to enable t it. If enabled, data transmission can appear to hal inexplicably on some systems, or it can have a negative impact on overall throughput.

NOTE: The Tx Auto Stop feature operates both when the Tx Auto Start parameter is enabled and when the Tx Flow Control parameter enables transfer.

6 .8.3. Transmitter Parameter: Tx Clock Divider

The purpose of this parameter is to control and retrieve the value in the HPDI32 Tx Clock Divider Register. The following tables describe the macros associated with this parameter.

6.8.4. Transmitter Parameter: Tx Enable

The purpose of this parameter is to control and retrieve the enable state of the transmitter. The following tables describe the macros associated with this parameter.

6.8.5. Transmitter Parameter: Flow Control

The purpose of this parameter is to control and retrieve the API's enabling or inhibiting of transmit data flow when the transmitter is enabled. If enabled, then transmit data is permitted to flow. If disabled, then data flow is halted. This parameter operates by manipulating the Tx Start bit in the firmware's Board Control Register, which functions in parallel with the Tx Remote Throttling parameter. Manipulating this Flow Control parameter has no affect on the Tx Remote Throttling parameter and should be used only when the Remote Throttling parameter is disabled. The followin g tables describe the macros associated with this parameter.

WARNING: In the HPDI32 firmware, the Tx Start bit operates in parallel with the Tx Remote Throttling feature. If Remote Throttling is enabled and the Tx Start bit is set, then data will be transferred even if the Remote Throttling input from remote device says to halt data transfer. This is likely to result in data loss. The Tx Flow Control parameter should not be exercised while Remote Throttling is enabled.

NOTE: Use of this parameter is applicable mostly when Tx Auto Start is disabled. While it can be used as data is flowing out the external cable interface, halted data flow will resume movement as . the API exercises the Tx Auto Start feature

NOTE: Applications applying this parameter to halt data flow must be aware that it could result in an I/O timeout.

6.8.6. Transmitter Parameter: Line Valid Of f Count

The purpose of this parameter is to control and retrieve the number of cable clock cycles that the Line Valid signal is held low before going high, during a frame. This parameter operates by accessing the board's Tx Line Invalid Length Count Register. The following tables describe the macros associated with this parameter.

6.8.7. Transmitter Parameter: Line Valid On Count

The purpose of this parameter is to control and retrieve the number of cable clock cycles that the Line Valid signal is held high after being low, during a frame. This parameter operates by accessing the board's Tx Line Valid Length Count Register. The following tables describe the macros associated with this parameter.

6.8.8. Transmitter Parameter: Tx Overrun

The purpose of this parameter is to control and retrieve the Tx Overrun condition, when supported in the HPDI32. The following tables describe the macros associated with this parameter.

6 Parameter: Remote Throttle .8.9. Transmitter

The purpose of this parameter is to control and retrieve the board's Remote Throttling feature. If disabled, the default, then data flow is controlled locally rather than by the remote device. If enabled, then the receiving device must drive the cable's Rx Ready signal to control data transfer. The following tables describe the macros associated w ith this parameter.

WARNING: In the HPDI32 firmware, the Tx Remote Throttling feature operates in parallel with the Tx Start bit. If Remote Throttling is enabled and the Tx Start bit is set, then data will be transferred even if the Remote Throttling input from the remote device says to halt data transfer. This is likely to result in data loss.

NOTE: When the Remote Throttle parameter is enabled, the API will disable the Auto Start parameter. When the Auto Start parameter is enabled, the API will disable the Remote Throttle parameter. The setting of both parameters must be coordinated when using the hpdi32 tx config t structure, in which the Auto Start parameter appears first.

6.8.10. Transmitter Parameter: Remote Throttle State

The purpose of this read-only parameter is to retrieve the board's Remote Throttling state. The state is reported as active if the cable signal is configured for Flow Control, if Remote Throttling is enabled, and the signal is driven high. The state is otherwise reported as inactive. The following tables describe the macros associated with this parameter.

WARNING: In the HPDI32 firmware, the Tx Remote Throttling feature operates in parallel with the Tx Start bit. If Remote Throttling is enabled and the Tx Start bit is set, then data will be transferred even if the Remote Throttling input from the remote device says to halt data transfer. This is likely to result in data loss.

6.8.11. Transmitter Parameter: Tx State

The purpose of this read-only parameter is to retrieve the board's data transmission state. If active, then the data transmission process is active, either through local or remote control. The state is otherwise reported as inactive. The following tables describe the macros associated with this parameter.

6.8.12. Transmitter Parameter: Status Valid Count

The purpose of this parameter is to control and retrieve the number of cable clock cycles that the Status Valid signal is initially help high, during a frame. This parameter operates by accessing the board's Tx Status Valid Length Count Register. The following tables describe the macros associated with this parameter.

6.8.13. Transmitter Parameter: Status Valid Mirror

The purpose of this parameter is to control and retrieve the board feature that forces the Line Valid signal high during the Status Valid high period (the Status Valid high state is mirrored onto the Line Valid signal). The following tables describe the macros associated with this parameter.

Document History

