# Freescale Technology Forum

**Collaboration. Innovation. Inspiration.** 



July, 2009

#### Getting Started With DSCs

#### John L. Winters Senior Application Engineer

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.





#### Agenda

- FreeMASTER Overview
- Quick\_Start Overview
- Processor Exert Overview
- Processor Expert Demo





#### Agenda

- FreeMASTER Overview
- Quick\_Start Overview
- Processor Exert Overview
- Processor Expert Demo






#### What is **FREEMASTER**?


# Real-time Monitor Graphical Control Panel Demonstration Platform & Selling Tool

#### FOR YOUR EMBEDDED APPLICATION





Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.



# FREEMASTER

## As a Real-time Monitor






Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

- Connects to an embedded application
  - Natively by SCI, UART
  - JTAG/EOnCE (56F8xxx only)
  - BDM (HCS08, HCS12 only)
  - CAN Calibration Protocol, custom CAN protocol
  - Ethernet, TCP/IP
  - Any of the above remotely over the network
- Enables access to application memory
  - Parses ELF application executable file
  - Parses DWARF debugging information in the ELF file
  - Knows addresses of global and static C-variables
  - Knows variable sizes, structure types, array dimensions, etc...



Displays the variable values in a range of formats

- Text, tabular grid
  - Variable name
  - Value as hex, dec or bin number
  - Min. / max. values
  - Number-to-text labels
- Real-time waveforms
  - Up to 8 variables simultaneously in an oscilloscope-like graph
- High-speed recorded data
  - Up to 8 variables in on-board memory transient recorder





#### Additional features


- Variable transformations
  - Variable value can be transformed to the custom unit
  - Variable transformations may reference other variable values
  - Values are transformed back when writing a new value to the variable
- Application commands
  - Command code and parameters are delivered to an application for arbitrary processing
  - After processed (asynchronously to a command delivery) the command result code is returned to the PC
- Ability to protect memory regions
  - Describing variables visible to FreeMASTER
  - Declaring variables as read-write to read-only for FreeMASTER
    - Access is guarded by the embedded-side driver



#### Highlights

- FreeMASTER helps developers to debug or tune their applications
- Replaces debugger in situations when the processor core can not be simply stopped (i.e. motor control)
- Recorder may be used to visualize transitions in near 10-us resolution





# **FREEMASTER**As a GUI for your Embedded Application






Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

## **FREEMASTER** as a Graphical User Interface

- Using FreeMASTER as a Graphical Control Panel
  - Variable Watch pane enables direct setting of the variable value
  - Sending Application Commands from the application GUI
  - Time-table stimulation of the variable value
  - HTML Pages and Forms
    - JScript or VBScript
    - Push buttons
    - Images, indicators
    - Sounds, videos
    - Sliders, gauges and other 3rd party ActiveX controls






## **FREEMASTER** as a Graphical User Interface

#### Scripting in FreeMASTER

- HTML pages are displayed directly in the FreeMASTER window
- HTML may contain scripts and ActiveX objects
  - FreeMASTER itself implements an invisible ActiveX object
  - Script accesses the FreeMASTER functionality through this object
    - Variable access
    - Stimulator access
    - Application Commands
    - Recorder Data
- HTML may host whole applications, for example Excel
  - Excel Visual Basic macros may access FreeMASTER as well







# **FREEMASTER** as a Graphical User Interface

#### Target-in-loop Simulations

- FreeMASTER invisible ActiveX object is accessible also by external standalone applications
  - Standard C++ or VB applications
  - Excel & Visual Basic for Applications
  - Matlab, Simulink
- Target-in-loop Simulation
  - Matlab or Simulink engine lets embedded application to perform calculations







# **FREEMASTER**As a Selling Tool






Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

## FREEMASTER as a Selling Tool

FreeMASTER helps Freescale marketers to sell our work

- FreeMASTER project can visualize any detail of how the embedded application works
- HTML Pages embed text images, videos together with live application data
- FreeMASTER acts as a web-browser so it is possible to navigate to online shop directly without even leaving a FreeMASTER environment
- FreeMASTER helps Freescale customers to sell their work






### FREEMASTER as a Selling Tool

#### ► FreeMASTER is Free!

- The FreeMASTER is freely available from the Freescale web
- License agreement prevents using FreeMASTER with processors
   from competition
- Free redistribution enables Freescale customers to pack FreeMASTER with their products

http://www.freescale.com/webapp/sps/site/prod\_summary.jsp?code=FREEMASTER






# **FREEMASTER**Inside FreeMASTER Application






Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

#### Basic FreeMASTER Communication Diagram






#### FreeMASTER Communication with HTML/JScript Pages






#### Internet Explorer Running Separately (no difference)






#### Excel (or other application) accessing FM ActiveX






Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

#### ► Other Ways to Access Target Microprocessor: C, C++





#### ► Other Ways to Access Target Microprocessor: .NET, C#, ....







- FreeMASTER Overview
- Quick\_Start Overview
- Processor Exert Overview
- Processor Expert Demo





#### What is Quick Start?

Quick\_Start = Easy-to-use Software Development Environment

Set of Low-level Drivers for all Peripheral Modules

- C-language structures of peripheral memory space
- Unified way of accessing peripheral registers
- Highly-optimized to achieve an optimal assembly generated
- Ready-to-use Project Templates ("Project Stationery")
  - Compiler configurations (RAM-debug, Flash-standalone targets)
  - Processor start-up code
  - Interrupt tables or Interrupt Dispatcher
  - Debugger initialization files
- Graphical Configuration Tool
  - User-friendly insight to processor configuration (cont.)



#### What is Quick Start?

- Graphical Configuration Tool
  - Edits post-reset processor configuration graphically
  - Configuration saved/read from a single ANSI C header file
  - GUI to configuration bits of all peripheral module registers
  - Possible conflict warnings
  - Pin-out view of processor I/O pins
- Sample Applications
  - Demonstrating usage of GCT, processor peripheral modules and low-level drivers
- User Manual
  - Low-level drivers & tools guide
  - Latest device User Manual

፼`፼`፼ 1≣ 🗢 🔿 \$ ‡ 1%						
Target MPC52008	CAN Operation					
X4, Bus Clock: 132,000 MHz Core Clock: 462,000 MHz IP Bus Clock: 66,000 MHz PCI Bus Clock: 33,000 MHz	CAN module	wait mode C 1	One sample per bit Three samples per t .copback mode .sterv only mode		now enabled by GPI SC2: CAN1/2	0 pir-port
PDVOUT - MPC5200     POVOUT - MPC5200     POVOUT - Clock Distribution Module	Time Stamp	counter enable				
COM - Clock & Power Managem	Acceptance filters		0.	1		
PC - LocaPlus Bus Controller	Mode: 2 x 32 b	And and a second second second second	Period States	[Ox0		
UPC - Chip Selects Settings     UPC - Chip Selects Burst & Dear	Mask bit=1 do bit=0 must mail	n t care ID masks sch ID	0.40	0×0		
SIM - System Integration Module     F      ICTL - Interrupt Controller	- Baud Rate					
🕀 🖓 GP10 - General Purpose I/O & I	Clock source:			ipric	tseg1	13002
GP10 - PSC1 Pins (AC97_1,	IP But clock	Serial clock: 2.2	MH2		-	
-IS GP10 - PSC2 Pins (CAN1/2,	IP Bus clock     C EXTAL cloc					22
GP10 - PSC2 Pins (CAN1/2,     GP10 - PSC3 Pins (US82, SI		k Time quantum 45	4.545 ns	1 SYNC_SEG: 1	14 15EG1: 13	22 5/W: 1
GPIO - PSC2 Pins (CAN1/2, GPIO - PSC3 Pins (USB2, SI GPIO - USB1 Pins (USB1, UL GPIO - SIC6 Pins (IDCB, UL GPIO - SIC6 Pins (IDCB, UL GPIO - SIC6 Pins (IDCB, UL)	C EXTAL doc	k Time quantum: 45	4.545 ns	1 SYNC_SEG: 1	14 TSEG1: 13 TSEG2: 9	
GP10 - PSC2 Pins (CANL)2,     GP10 - PSC3 Pins (US82, Si     GP10 - US81 Pins (US81, U     GP10 - US81 Pins (US81, U     GP10 - PSC6 Pins (IrDA, U	C EXTAL cloc Prescaler: 30	k Time quantum: 45	4.545 ns	1 SYNC_SEG: 1		
- 15 GP10 + 9523 Pris (CANTE), - 15 GP10 + 9523 Pris (USB, 51 - 15 GP10 - USB1 hm (USB1, U) - 15 GP10 - USB1 hm (USB1, U) - 15 GP10 - 1252 Pris - 15 GP10 - 122 Pris - 15	© EXTAL clac Prescaler 30 Baud rate 100 Prescaler 30	k Time quantum: 45	4 545 ns s parameters	175EG2 8	TSEG2 8	sJW: 1
	© EXTAL cloc Presceler 30 Baud rate: 100 Presceler 30 30	k Time quantum (45 Calculation 18 aud Calculation 10 / bit 22 22	4 545 m parameters	TSEG2 8 8	TSEG2 8	sJW: 1
- 15 GP10 - 1552 Pins (CAN12, - 15 GP10 - 1552 Pins (CAN12, - 15 GP10 - 1551 Pins (U581, 1) - 15 GP10 - 1551 Pins (U581, 1) - 15 GP10 - 1552 Pins (D58, 1) - 15 GP10 - 1552 Pins - 15 GP10 - 1552 Pins	© EXTAL clac Prescaler 30 Baud rate 100 Prescaler 30	k Time quantum 45 Coloudon HBaud Coloudon HBaud Coloudon 100/bit 22 22 22 22 22	4 545 ns s parameters	175EG2 8	TSEG2 8	sJW: 1
■ K GPD - SSC Pris (CMR2, 9           ■ K GPD - SSC Pris (CMR2, 9           ■ K GPD - USB Pris (CMR, 4)           ■ K GPD - USB Pris (CMR, 4)           ■ K GPD - USB Pris (CMR, 4)           ■ K GPD - ESC Pris (CMR, 4)           ■ K GPD - ESC Pris (CMR, 4)           ■ GPT - Green Prisone Times           ■ R T - Size Times           ■ R T - Neal Time Code.           ■ F T - Size - Modules           ■ F T - Size - Mark r, codes, core Size Fines	EXTAL cloc Prescaler 30 Baud rate: 100 Prescaler 30 30 30 30 30 30 30 30 30 30 30 30 30	Time quantum 45     Calculate     Value	4 545 ns parameters>   adate baud rate   13 13 13 13 13 13 13 13 13 13	TSEG2 8 8 8	TSEG2 8	sJW: 1
- 15 GP10 - 1552 Pris (CAN12, - 15 GP10 - 1552 Pris (CAN12, - 15 GP10 - 1551 Pris (U58, 1) - 15 GP10 - 1555 Pris (D58, 1) - 15 GP10 - 1555 Pris (D58, 1) - 15 GP10 - 1555 Pris -	EXTAL cloc Prescaler 30 Baud rate: 100 Prescaler 30 30 30 30 30 30 30 30 30 30 30 30 30	k Time quantum 45	4 545 m parameters	15EG2 8 8 0 7 7 7	TSEG2 8	sJW: 1
	EXTAL cloc Prescaler 30 Baud rate: 100 Prescaler 30 30 30 30 30 30 30 30 30 30 30 30 30	Time quantum 45     Calculate     Value	4 545 ns parameters>   adate baud rate   13 13 13 13 13 13 13 13 13 13	TSEG2 8 8 8 0	TSEG2 8	sJW: 1
	C EXTAL cloc Prescaler 30 Baud rate: 100 Prescaler 30 30 30 30 30 30 30 30 30 30 30 30 30	k Time quantum 45	4 545 ns	TSEG2 8 8 0 7 7 7 7	TSEG2 8	s.w. T
IFG 6910 - ISS2 PRIS (CANE2, S)           IFG 6910 - ISS2 PRIS (USB2, S)           IFG 6910 - USB1 PRIS (USB2, M)           IFG 7911 - UART, Cobec, ACR7 SB           IFT 9921 - UART, Cobec, ACR7 SB           IFT 9923 - UART, Savial Cobroller           IFT 9925 - UART Savial Cobroller	EXITAL cloc Prescaler 30 Baud rate: 100 Prescaler 30 30 30 30 30 30 30 30 30 30 30 30 30	k Time quantum 45	4 545 ns	TSEG2 8 8 0 7 7 7 7	TSEG2 8	s.w. T
K GPD - PSC Pres (CAN)2,     K GPD - PSC Pres (USE, 2)     K GPD - USE In Pre (USE, 2)     K GPD - USE In Pre (USE, 1)     K GPD - USE In Pre (USE, 1)     K GPD - DSC Pre (VSE, 1)	C EXTAL educ Prescaler 33 Baud rate 100 Prescaler 30 30 30 30 30 30 30 30 30 30 30 30 30	Time quantum [45] Turk quantum [45] Colculate RB and Colculate Turk quantum [45] Colculate Co	4545 m p parameters	TSEG2 8 8 0 7 7 7 7 7	TSEG2 8	s.w. T
R G400 - PSC Pane (CAN/2, R G400 - PSC Pane (USE, 3) R G400 - USE Pane (USE, 3) R G400 - USE Pane (USE, 4) R G400 - DSC Pane (USE, 4	C EXTAL cloc Prescaler 30 Baud rate: 100 Prescaler 30 30 30 30 30 30 30 30 30 30 30 30 30	k Time quantum: [45 	4 545 ns	15EG2 8 8 8 8 8 0 7 7 7 7 7 7 7 7 7 7	TSEG2 9	SJW: 1
If GPD - PSC Pens (CANI2, 3)     If GPD - PSC Pens (USB, 2)     If GPD - USB Pens (USB, 4)     If GPD - USB Pens (USB, 4)     If GPD - USB Pens (USB, 4)     If GPD - DSC Pens (USB, 4)     If GPD - DSC Pens (USB, 4)     If GPD - DSC Pens (USB, 4)     If GPT - General Purpose Times     If GPT - USATI, Codes, AC97 Se     If GPT - USATI, Codes, AC97 Se     If TPSC - UART, Code, Se	C DrifAL educ Prescaler 33 Baudi rate: 100 Prescaler 30 30 30 30 30 30 30 30 30 30 30 30 30	Time quantum: [45 Time quantum: [45 18 aud x] 10 /bit 22 22 22 22 22 22 22 22 22 2	4545 m p parameters	TSEG2 8 8 0 7 7 7 7 7	TSEG2 9	s.w. T
If G400 - PSC Pank (CANI2, If G400 - PSC Pan (USB2, 3) If G400 - USB Pan (USB2, 3) If G400 - USB Pan (USB2, 4) If G400 - DSC Pan (USB2, 4)	PortFall, educ Presculer: 3     Baudi rate: 100     Presculer: 30     30     30     30     30     30     9     Presculer: Value Up to the     To Venues free     Fick Full Interes	Time quantum: [45] Time quantum: [45] 18 aud x (-Cak 10 /bat 22 22 22 22 22 22 22 22 22 2	4545 m p parameters	15EG2 8 8 8 8 8 0 7 7 7 7 7 7 7 7 7 7	TSEG2 9	SJW: 1
IF         GPD - ISC2 Pris (USAI2, 2)           IF         GPD - USD Ins (USA2, 3)           IF         GPD - USD Ins (USA), 4)           IF         GPD - USA Ins (USA), 4)           IF         PSC - USAFT, codes, ACF 78 is           IF         PSC - USAFT, codes, CAF 78 is           IF         PSC - USAFT, codes Cafe Code Cafe           IF         ISC2 - ISCA Module           IF         ISC2 - ISC2 Module           IF         ISC2 - ISCA Module           IF         ISC4 - INSCAH Modules	C DrTAL else Prescaler 30 Baud rate 100 Prescaler 30 30 30 30 30 30 30 30 30 C Interrupt Sourcer R Fxt Ful Inter- Interrupt Controller Interrupt Interru	Time quantum [45] Time quantum [45] Dictuism 10.bet 10.bet 22 22 22 22 22 22 22 22 22 2	4545 ns	TSEG2 8 8 9 0 7 7 7 7 7 7 7 7 7 7	TSE62 0 SAW 2 3 4 1 2 3 1 2 1 1 1 2 1 1 2 3 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1	SJW: 1
IF GPD-PSC Proc (CANE);           IF GPD-PSC Proc (USE);           IF GPD-SSC Proc (USE);           IF GPD-USE) From (USE);           IF GPD-DSC Proc (USE);           IF GPD-UART; Code; AC97 See           IF PSC -UART; Code; CA97 See           IF PSC -UART; Code; See Code           IF PSC -UART; Code; CA9           IF PSC -UART; Code; CA9     <	C Drifal, clice Prescaler, 30 Baudi rate, 100 0 0 0 0 0 0 0 0 0 0 0 0	Time quantum: [45] Time quantum: [45] Calculate 18 and Calculate 10 Arbit 22 22 22 22 22 22 22 22 22 2	4545 ns	ISEG2     8     8     9     0     7     7     7     Transmitter Neve  nder Function	TSE62 0 SJW 1 2 3 4 1 2 3 4 1 2 3 4 4 1 2 3 4 4 1 2 3 4 4 4 1 2 3 4 4 4 1 2 3 4 4 4 5 5 6 6 7 7 7 7 7 7 7 7 7 7 7 7 7	SJW: 1
IF G910 - ISC2 Prior (CAN12, 2)           IF G910 - ISC2 Prior (USE, 3)           IF G910 - USE I Prior (USE, 4)           IF G910 - USE I Prior (USE, 4)           IF G910 - USE Prior (USE, 4)           IF G910 - USE Prior (USE, 4)           IF G910 - Deprese Transce           IF G910 - DE	C DrTAL else Prescaler 30 Baud rate 100 Prescaler 30 30 30 30 30 30 30 30 30 C Interrupt Sourcer R Fxt Ful Inter- Interrupt Controller Interrupt Interrup	Time quantum [45] Time quantum [45] Dictuism 10.bet 10.bet 22 22 22 22 22 22 22 22 22 2	4545 ns	ISEG2     8     8     9     0     7     7     7     Transmitter Neve  nder Function	TSE62 0 SAW 2 3 4 1 2 3 1 2 1 1 1 2 1 1 2 3 1 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1	SJW: 1




#### **Quick Start Environment**

#### CodeWarrior Integration

- Quick\_Start project stationery is installed directly into the CW
- Support for CW debugger and Flash Programmer
- GCT invoked from CW IDE

#### Other Tools

- MPC500/MPC5500 supports makefile-based tools (Diab, Green Hills)
- Lauterbach Debugger






#### **Low-level Drivers**

#### Quick Start Low-level Drivers

- Full control over and full access to all processor resources
- Unifies access to peripheral memory space (ioctl call)
- Registers are not accessed directly, although this is still possible
- ioctl calls are optimally compiled macros or functions





#### **Low-level Drivers**

Why not to use direct access to peripheral registers?

- Most of ioctl calls are "macroized" to direct register access anyway (either read/write or bit-set/bit-clear instructions used)
- Some registers do need special attention, ioctl usage brings kind-of abstraction and transparency to an application code while still being optimally compiled

#### Decoder Control Register (DECCR)



Clear-by-write-one interrupt request flags

**Exercise:** Suppose you want to clear DIRQ bit only, while not modifying the rest of the register. Also you must not clear the HIRQ and XIRQ bits. What C or assembly statement will you use on 56F800E? solution on the next slide...



#### Decoder Control Register (DECCR)

		·							· · · · · · · · · · · · · · · · · · ·							
Base + \$0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	HIRQ	HIE	HIP	HNE	0	REV	PH1	XIRQ	XIE	XIP	XNE	DIRQ	DIE	WDE	мо	DE
Write	HIRQ	<b>J</b>			SWIP	1.2.1	(	201004		750	~~~	211.04	0.2		1010	22
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Clear-by-write-one interrupt request flags

#define DECCR\_DIRQ 0x0010
ArchIO.Decoder0.deccr

# /\* DIRQ bit constant \*/ /\* register in the peripheral structure \*/

- DIRQ gets cleared ... OK
- XIRQ and HIRQ remain unchanged ... OK
- All other bits get reset! ... Wrong!



#### Decoder Control Register (DECCR)

									· · · · · · · · · · · · · · · · · · ·							
Base + \$0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	HIRQ	HIE	HIP	HNE	0	REV	PH1	XIRQ	XIE	XIP	XNE	DIRQ	DIE	WDE	мо	DE
Write	HIRQ	<b>,</b>			SWIP		(	201004		234	~~~	2.1.02	0.2		1410	02
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Clear-by-write-one interrupt request flags

#define DECCR\_DIRQ 0x0010
ArchIO.Decoder0.deccr

/\* DIRQ bit constant \*/
/\* register in the peripheral structure \*/

#### C-language:

ArchIO.Decoder0.deccr = DECCR\_DIRQ;

#### 56F800E Assembler:

asm ( move.w #>16,X:0x00f180 );

- DIRQ gets cleared ... OK
- XIRQ and HIRQ remain unchanged ... OK
- All other bits get reset! ... Wrong!



#### **Low-level Drivers: Exercise**

#### Decoder Control Register (DECCR)

Base	e + \$0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Re	ead	HIRQ	HIRQ	HIE	HIP	HNE	0	REV	V PH1	XIRQ	XIE	XIP	XNE	DIRQ	DIE	WDE	MODE	
W	rite 🕻		J		1	SWIP		(	741.64		234		211104	0.2		1410	02	
Re	eset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

Clear-by-write-one interrupt request flags

#define DECCR\_DIRQ 0x0010
ArchIO.Decoder0.deccr

/\* DIRQ bit constant \*/
/\* register in the peripheral structure \*/

#### C-language:

```
ArchIO.Decoder0.deccr |= DECCR_DIRQ;
```

56F800E Assembler:

```
asm ( bfset #0x10,X:0x00f180 );
```

- DIRQ gets cleared ... OK
- Other register bits unchanged ... OK
- XIRQ or HIRQ gets reset if they read as "1" (i.e. when interrupt request is pending!)



#### Low-level Drivers: Exercise

Decoder Control Register (DECCR)

Base + \$0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	HIRO	HIE	HIP	HNE	0	REV	PH1	XIRQ	XIE	XIP	XNF	DIRQ	DIE	WDE	мо	DE
Write	HIRQ	J			SWIP		(	2011004		234		211.03	0.2		1410	02
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Clear-by-write-one interrupt request flags

#define DECCR DIRQ 0x0010 #define DECCR HIRQ 0x8000 #define DECCR\_XIRQ 0x0100 /\* XIRQ bit constant \*/ ArchIO.Decoder0.deccr

```
/* DIRQ bit constant */
```

- /\* HIRQ bit constant \*/

/\* register in the peripheral structure \*/

```
C-language:
    ArchIO.Decoder0.deccr &= ~(~(DECCR_DIRQ) &
       (DECCR_HIRQ |
                     DECCR_XIRQ));
```

56F800E Assembler:

asm ( bfclr #0x8100,X:0x00f180 );



#### Low-level Drivers: Exercise

Decoder Control Register (DECCR)

Base + \$0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read	HIRQ	HIE	HIP	HNE	0	REV	PH1	XIRQ	XIE	XIP	XNF	DIRQ	DIE	WDE	мо	DE
Write		J			SWIP		(	2011004		250		211.04	0.2		1410	02
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Clear-by-write-one interrupt request flags

#define DECCR DIRQ 0x0010 #define DECCR HIRQ 0x8000 #define DECCR XIRQ 0x0100 ArchIO.Decoder0.deccr

- /\* DIRQ bit constant \*/
- /\* HIRQ bit constant \*/
- /\* XIRQ bit constant \*/

/\* register in the peripheral structure \*/

#### C-language: ArchIO.Decoder0.deccr &= ~(~(DECCR\_DIRQ) & DECCR\_XIRQ)); (DECCR\_HIRQ | the"Clear Interrupt Request" command: 56F800E Assembler:

asm ( bfclr #0x8100,X:0x00f180 );

Better work with Quick Start and use

ioctl(DEC 0, DEC INT REQUEST CLEAR, DEC DECCR DIRQ);




Freescale<sup>™</sup> and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

#### **Low-level Drivers: Highlights**

#### Low-level Drivers Highlights

- Full control over all processor resources
- Real-world application development know-how inside
  - transparent solution to tricky register access
  - higher abstraction and code readability without loosing performance
- Delivered as source code
- Fully tested and documented





#### **Project Stationery**






Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. © Freescale Semiconductor, Inc. 2009.

## **Project Stationery**

Quick\_Start Project Stationery

CodeWarrior concept of creating a new project

- CodeWarrior "clones" the project template and creates a ready-to-use skeleton of a new application
- In Quick\_Start, a dedicated project stationery exists for each processor and evaluation board (EVB)
  - Processors differ in memory layout, peripheral modules etc.
  - For a given processor, more than one EVB may exist, differing in how the processor is connected with external components






## **Project Stationery**

### Quick\_Start Project Stationery

- Multiple Compiler configurations per project
  - RAM-based debugging targets
  - Standalone Flash-based (release) targets
  - CPU Simulator target
- Start-up code, Board Initialization, Interrupt tables
- Linker Command Files
  - Provide the linker with information about how to arrange a C-code in memory
- Debugger Configuration Files
  - Making the EVB ready for RAM-based debugging
  - Making the EVB ready for Flash Programmer
  - Memory description files





# Configuration






Graphical Configuration Tool (GCT)

A desktop application for MS Windows XP (W2000, NT)


• Used to edit the ANSI C-compatible application configuration header file (typically appconfig.h for Quick\_Start applications)





### **Graphical Configuration Tool: appconfig.h**

#### Configuration File Example






## **Graphical Configuration Tool: appconfig.h**

- GCT and the "appconfig.h" File
- A single macro constant per peripheral register
- Configuration summary comments
- Read / Write in GCT
  - Enables manual editing of the appconfig.h file
  - Copy & paste migrating to other CPUs
  - GCT supports importing of module configuration within a single project or between projects
- Private section in appconfig.h file
  - Users put other global symbols & definitions here
  - The file can be a real application configuration file (not only the processor configuration)



#### Different Control Page for each Peripheral Module






#### Direct Register Value View (two-way editing)

Taget:       MC56F8037         Sty Clock:       32000 MHz         Wait disable       OnCE clock to processor core       3k System Clock on GPI0A         PRIOUT:       Perspective and the mobiled       Enabled when core TAP enabled       3k System Clock on GPI0A         Void clock       Stop disable       ELKOUT mode:       Stop disable       CLKOUT mode:         Void:       Stop disable       ELKOUT mode:       Stop disable       CLKOUT mode:         Void:       Stop disable       ELKOUT mode:       Stop disable       CLKOUT mode:         Vid:       Stop disable       ELKOUT mode:       Stop disable       CLKOUT mode:       Stop disable         Vid:       Created There       Stop disable       CLKOUT selection       Stop disable       CLKOUT mode:       Stop disable         Vid:       Created There       Stop disable       CLKOUT mode:       Stop disable       CLKOUT mode:       Stop disable         Stop disable       Stop disable       CLKOUT mode:       Stop disable       Stop disable       CLKOUT mode:       Stop disable       CLKOUT mode:       Stop disable       Stop disable </th <th><u>₽` ₽   ½   &lt;&gt; →   \$                                 </u></th> <th>1 💡</th> <th></th> <th></th>	<u>₽` ₽   ½   &lt;&gt; →   \$                                 </u>	1 💡		
- MSCAN - Motorola Scalable CAN Modu LVI Interrupts	Target:       MC56F8037         SYS Clock:       32.000 MHz         IPBus Clock:       32.000 MHz         IPBus Clock:       32.000 MHz         IPBus Clock:       32.000 MHz         IPD: Clock:       SYS-System Support Control         INTC - Interrupt Controler       IPT: Periodic Interval Timer A         IPD: Periodic Interval Timer 1       PT: Periodic Interval Timer 1         IPT: Periodic Interval Timer 1       PT: Periodic Interval Timer 1         IPT: Periodic Interval Timer 1       PT: Periodic Interval Timer 1         IPT: Periodic Interval Timer 1       PT: Periodic Interval Timer 1         IPT: Periodic Interval Timer 1       PT: Periodic Interval Timer 1         IPT: Periodic Interval Timer 1       PT: Periodic Interval Timer 1         IPT: Periodic Interval Timer 1       PT: Periodic Interval Timer 1         IPT: Periodic Interval Timer 1       PT: Periodic Interval Timer 1         IPT: Periodic Interval Interval Timer 1       PT: Periodic Interval Interval 1         IPT: Periodic Interval Interval Interval 1       PA: Analog Comparator A         IPM: P: Analog Comparator A       IPM: P: Analo	Wait disable       OnCE clock to processor core         Wait enabled       Enabled when core TAP enabled         Stop disable       CLKOUT mode:         Stop enabled       Off: 0         CLKOUT Selection       Off: 0         System Clock       Off: 0         CLKOUT Selection       Off: 0         System Clock       Off: 0         System Clock       Off: 0         CLKOUT Selection       Off: 0         System Clock       System Clock         System Clock       Off: 0         System Clock       System Clock         System C	SIM_CLKOSR: LVI_CONTROL: SIM_GPSA0: SIM_GPSB0: SIM_GPSB1: SIM_GPSB1: SIM_GPSCD: SIM_PCC0: SIM_PCC0: SIM_PCC1: SIM_PCC1: SIM_PCC1: SIM_SD0: SIM_SD1: SIM_SD1: SIM_SD1: SIM_SD1: SIM_SD1:	0x0020 0x000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x0000 0x000 0x0000 0x0000 0x0000 0x0000 0x00 0x00 0x000 0x000 0x000 0x000 0x00 0x00 0x000 0x000



#### Configuration Conflict Warnings







- FreeMASTER Overview
- Quick\_Start Overview
- Processor Exert Overview
- Processor Expert Demo





## What is Processor Expert?

#### A rapid application design tool with ...

- Graphical User Interface which allows an application to be specified by the functionality needed
- Automatic code generator which creates tested, optimized C code tuned to the application needs and selected Freescale DSC
- Built-in knowledgebase, which immediately flags resource conflicts and incorrect settings

### Creating...

Hardware Abstraction Layer (HAL) – hardware-dependent, low-level drivers with a known application programming interface (API)

#### **Benefits**

- Eases migration between Freescale devices
- Designers don't have to be intimately familiar with every page of a specification
- Errors are caught early in design cycle; therefore, designers get to market faster with higher quality product



## **CodeWarrior / Processor Expert Support**

- Processor Expert is integrated into the CodeWarrior tool suite with support for
- CodeWarrior Development Studio for 56800e Digital Signal Controllers (DSC)
  - 56800: 5680x, 5682x, 5685x
  - 56800e: 56801x, 56802x, 56803x, 5681xx, 5683xx



### What is an Embedded Bean?

- Embedded Beans are software components, which encapsulate the initialization and functionality of an embedded system's basic elements
  - CPU core
  - CPU on-chip peripherals
  - Stand-alone peripherals
  - Virtual devices
  - Pure software algorithms
- Embedded Beans provide a hardware abstraction layer (HAL), which eases migration between devices





### **Silicon Selection**

You can access the knowledgebase in Processor Expert to find Freescale silicon that will meet your application needs

• Select CPU Parameters Overview in the Processor Expert > View menu.

J Query X	CPU type	1											×
		producer	family	clock	dual clock	temperature	#pins	#IO ports	#timers	#A/D	#serial	#CAN	
Producer: Number of pins: Minimal RAM size:	MC9S08SL16VTJ	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 105°C	28	3/22/16	5/18/4	16/1	1/1	0	
all  ID to 30	MC9S08SL16MTJ	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 125°C	28	3/22/16	5/18/4	16/1	1/1	0	
	MC9S08SL8VTJ	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 105°C	28	3/22/16	5/18/4	16/1	1/1	0	
Family: Minimal number of IO ports: Minimal ROM size:	MC9S08SL8MTJ	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 125°C	28	3/22/16	5/18/4	16/1	1/1	0	
all 2	MC9S08SL16VTL	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 105°C	20	3/16/12	5/18/4	12/1	1/1	0	
Clock: [MHz] Minimal number of timers: Minimal EPROM size:	MC9S08SL16MTL	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 125°C	20	3/16/12	5/18/4	12/1	1/1	0	
5	MC9S08SL8VTL	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 105°C	20	3/16/12	5/18/4	12/1	1/1	0	
	MC9S08SL8N	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 125°C	20	3/16/12	5/18/4	12/1	1/1	0	
Dual clock: [kHz] Min.num. of compare/capture regs: Minimal FLASH size:		Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 125°C	20	3/18/9	6/20/4	12/1	1/1	0	
	$\geq$	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 125°C	16	3/14/9	6/20/4	8/1	1/1	0	
Operating temperature: [*C] Minimal number of A/D channels: Minimal OTP size:		Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 125°C	20	3/16/8	6/20/4	12/1	1/1	0	
-20 to 100 3	MC9S08SG4	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 125°C	16	3/12/8	6/20/4	8/1	1/1	0	
	MC9S08EL32VTJ	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 105°C	28		5/24/6	16/1	1/1	0	
Power supply: [V] Minimal number of serial channels: Note: Memory sizes are in minimal	MC9S08EL32MTJ	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 125°C	28			16/1	1/1	0	
2 addressable units (bytes, words)	MC9S08EL16VTJ	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 105°C	28			16/1	1/1	0	
Minimal number of CAN channels:	MC9S08EL16MTJ	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 125°C	28			16/1	1/1	0	
Watchdog required	MC9S08EL32VTL	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 105°C	20	3/16/12	5/24/6	12/1	1/1	0	
	MC9S08EL32MTL	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 125°C	20			12/1	1/1	0	
	MC9S08EL16VTL	Freescale	HCS08	0 to 40 MHz	25 to 41.66 kHz	-40 to 105°C	20			12/1	1/1	0	
🔍 OK 🛛 📈 📈 🖾 🕺 🖓 Help	MC9S08EL16MTL				25 to 41.66 kHz					12/1	1/1	0	
	MC68HC908QC16VDRE					-40 to 105°C					1/1	0	
	MC68HC908QC16MDRE	Freescale	HC08	0 to 32 MHz	3 to 32 MHz	-40 to 125°C	28	4/26/6	5/24/6	10/1	1/1	0	




4/26/6 5/24/6 10/1 1/1

MC68HC9080C8VDRE Freescale HC08 0 to 32 MHz 3 to 32 MHz -40 to 105°C 28

# **Silicon Evaluation**

- You can use Target CPU Window to evaluate silicon
  - Displays selected target microcontroller with its peripherals and pins
  - Displays current resource usage by selected beans (i.e. peripherals, pins)
  - Data directions of single pins are indicated by blue arrows when configured by a bean
  - Pins associated with a peripheral are highlighted when mouse hovers over a peripheral
  - Help is available for pins and peripherals by moving the mouse over the item





### Agenda

- FreeMASTER Overview
- Quick\_Start Overview
- Processor Exert Overview
- Processor Expert Demo





### **Processor Expert LIVE DEMO**

► TIMER/LED CODE GENERATED FROM SCRATCH

- Stationery selected from Processor Expert repertoire
- Beans added for LED and TIMER
- LED Method dragged-and-dropped into TIMER EVENT
- Code built and run



Thank you for attending this presentation. We'll now take a few moments for the audience's questions and then we'll begin the question and answer session.



