

# Minesweeper

Final Project Report  
December 12, 2002  
E155

Gigi Au and Daniel Vaughan


## **Abstract:**

Minesweeper is a game where the user is challenged to identify hidden mines and clear safe cells. Since the existing version of the game is only available for a computer, users who are bored of staring at the monitor may want to play the game using a different display. This project prototypes minesweeper using a keypad, an HC11 microcontroller, a Spartan FPGA, and a perforation board containing a grid of ‘minefield’ LEDs, six seven-segment game status displays, and win/lose LEDs. The user uses a keypad to navigate through the grid, clear or flag mines, or reset the game. The FPGA decodes the keypress and sends it to the microcontroller, which controls the game logic. The microcontroller, in turn, sends data back to the FPGA, which decodes the input signals and routes them to the LED grid and game status displays.

## Introduction

The game of minesweeper requires a user to navigate through a grid, while systematically flagging “mines” and clearing safe cells. The user wins by successfully flagging all mines within the grid. The user loses by either flagging a cell that does not contain a mine *or* clearing a cell that does contain a mine.

This project involves implementing minesweeper using an M68HC11 evaluation board (EVB), a Spartan xcs10-3pc84 FPGA, and an external perforated board. The EVB controls the game logic, while the FPGA sends user input to the EVB and game display updates to the perforation board. Mounted on the perforation board is a keypad, a 5x6 grid of ‘minefield’ LEDs, a ‘win’ LED, a ‘lose’ LED, and four dual 7-segment displays to show current game information (row and column indices, time, and number of mines adjacent to current position). Figure 1 below illustrates the layout of the game. Please refer to Appendix A for a top level block diagram of the game control.




**Figure 1: Minesweeper Layout**

## Schematics

The hardware for the project is placed on a breadboard and a perforation board. The breadboard consists of the FPGA, transistors, and resistors. The perforation board consists of the 5x6 grid of LEDs, six seven-segment displays, a keypad, a win LED and a lose LED. The LED grid is illuminated using a polling method: LED status information is sent to the appropriate column while that column is being polled. The six seven-segment displays are time-multiplexed using a selector signal driven by the system clock and transistors to switch between the displays. A similar polling method is also used to interpret the button press on the keypad.

The FPGA and EVB communicate through Ports A, B and C. The FPGA sends the keypress signal to the EVB through Port A. The EVB determines the new game status update and then sends 2 bytes of data, A and B, back to the FPGA through Ports B and C, respectively.

A schematic of the integrated system appears on the following page.



## **Microcontroller Design**

Logical control of minesweeper is conducted within the HC11 Microcontroller. The breakdown of the HC11 game management code is organized as follows:

1. Definitions and Initializations
2. Pattern Generation
3. Start Routine
  - a. Position Check Routine
  - b. Write output data
  - c. Read input data
  - d. Determine Keypress
4. Clear Routine
5. Flag Routine
6. Navigation Routines
7. Win/Lose Routines

An .rst file of our assembly code appears in Appendix B, while a block diagram of the EVB game logic appears in Appendix C. The following descriptions will walk the reader through the primary routines and algorithms used in the HC11 code.

### ***Port Definitions***

Define memory locations for PORTA, PORTB, PORTC, DDRC, and TCNT.

### ***Variable Definitions***

Patterns are defined for: navigation directions, clear, flag, reset, loser, winner, and various masks. Memory locations \$C100 - \$C167 are set aside for the mine pattern plus a perimeter of empty cells, where each memory location contains a ‘cell cleared’ indicator and a ‘mine’ indicator in the least two significant bits, respectively. Memory locations are also reserved for storing the win/lose signal (WINLOSE), row and column indices (RINDEX, CINDEX), blink and status signals (BLINK, STATUS), the number of mines surrounding a cell (NUMMINE), and the signal that enables the number of mines to be displayed (NUMEN). Additional locations are reserved for various counters used internally to generate the output signals.

### ***Pattern Generator***

We have developed a routine for generating a seemingly random mine sequence. A mine pattern is generated by iteratively examining the lowest 8 bits of the EVB timer for 30 cycles. For a single cycle, the timer bits are added to a seed, and this value becomes the new seed for each successive cycle. A mine will be placed in the memory location corresponding to the cycle number only if the seed is less

than decimal# -78. This corresponds to a probability of about 1/5 because the range of seed values is (-128:127). Alternatively, a mine will not be designated in that location if the seed is greater than or equal to -78. After 30 cycles, the total number of mines should average 6 (but it is not restricted to this value!). At the end of the final cycle, the information for each cell will be stored in the least significant bit of the appropriate memory location.

The pattern generator could be improved by multiplying the timer by a relatively prime seed, adding an additional relatively prime number, and then setting that value as the new seed for each cycle.

### ***Initializations***

The row and column indices are initially both set to ‘1’ (corresponding to the upper left corner of the grid). The LEDs are all initialized to ‘1’ (on), blink and win/lose signals to ‘0’ (off) and the enable signal to display the number of mines to ‘0’ (off). Various counters, such as the total mine counter and the flag counter are also initially set to zero. In addition, a value of zero is stored in a perimeter of memory locations around the mine grid – this allows for the use of a common procedure to recursively count adjacent mines.

### ***Start Routine***

#### *Generation of 8-bit data (A)*

The program begins by generating an 8-bit output that consists of the column and row indices in the 6 most significant bits, followed by the blink signal and on/off status signal in the least two significant bits. This data is sent through PORTB to the FPGA to control the LED grid.

$$A = [ \text{Col}(2:0) \text{ Row}(2:0) \text{ BLINK STATUS}]$$

#### *Check for Cleared Cell*

The program uses the current row and column indices to reference the byte stored in that particular memory location. Since the number of mines around a cell is not supposed to be displayed if that cell has not yet been uncovered, the second least significant bit must be examined for a ‘1’ to determine whether NUMMINE should be displayed. If this bit is a ‘1,’ then the user has uncovered this cell previously and the NUMEN signal will be set to 1 so that the number of mines can be displayed. In addition, the value of NUMMINE is also determined so that the appropriate value can be sent to the FPGA.

To achieve full functionality, this routine must also include a check for whether a particular mine has been flagged. Currently, once a user flags a

mine, the BLINK value is set to 1 but is not stored in the byte of information corresponding to that grid location. As a result, when a user moves away from the current location after flagging a mine, the BLINK signal remains on and causes every cell the user lands on to blink. To fix this problem, we could simply store a “flagged” bit in the memory location for each cell and use that value to adjust the blink signal appropriately.

### *Generation of 8-bit data (B)*

First, all bits of PORTC are set to output mode. The 8-bit output data (B) contains a reset command in the most significant bit, the number of mines in the next four bits, the enable signal needed to display the number of mines, and the WINLOSE signal in the two least significant bits. This data is sent through PORTC to the FPGA.

$$B = [ \text{Reset} \ \text{Adj}(3:0) \ \text{AdjMineEnable} \ \text{WinLose}(1:0) ]$$

### *Determination of Keypress*

The FPGA sends data containing the keypress through PORTA to the EVB. The 3 least significant bits of the data are examined to determine if the key pressed was ‘reset’, ‘flag’, ‘clear’, or one of the navigation directions. Depending on the keypress, the program jumps to the respective routine.

In order to ensure that the HC11 only executes one routine each time a button is pressed, we implemented a “handshaking” routine. This block of code stores the current keypress in memory and keeps the output data the same as long as the user is holding down a button. Once the user lets up on the button, a zero is sent to the EVB. The next keypress will then be evaluated appropriately.

### *Check for Reset*

If the reset button has been pressed, the program jumps back to the pattern generation routine and a “Reset” signal is sent through Port C to tell the FPGA to reset all the displays and the LED grid to their initial states.

### *Flag Routine*

The flag routine uses the row and column indices to determine the referenced memory location that stores the mine status for each cell. If the flagged cell is not a mine, the program jumps to the lose routine and the game resets. Otherwise, the blink signal is set to ‘1’ and the flag count is incremented to keep track of the number of correctly flagged mines. If the flag count equals the total number of

mines in the grid, the user has completed the game, and the program jumps to the win routine, after which the game resets. As long as the number of flagged mines is less than the number of total mines, the flag count is stored in FLGCNT and the program returns to the start routine.

As mentioned above, the flag status is not stored into memory for each grid location. We should have added a few lines of code in this routine to store the flag status of each grid point to the associated cell.

### ***Clear Routine***

The clear routine first uses the row and column indices to determine the referenced memory location that stores the mine status for each cell. If the cleared cell is a mine, the program jumps to the lose routine and the game resets. Otherwise, the user has cleared a safe cell, and the status signal is set to ‘0’ to turn off the respective LED in the grid that corresponds to the referenced memory location. In addition, a ‘1’ is loaded into the second least significant bit (recall that least significant bit contains ‘mine status (0 or 1)’) to indicate that the cell has been uncovered. This data is stored into memory.

To check for adjacent mines, the clear routine first initializes a counter ‘Y’ and then determines the current user position. Because we have generated a perimeter of zeros around the grid, we simply use one routine that checks for mines in each of the 8 adjacent grid locations. At the end of this routine, the number of adjacent mines is stored into the memory location for the current grid position.

### ***Navigation Routine***

If a navigation button is pressed, the program determines the direction in which to move the current position. This is accomplished by changing the column or row index in accordance with the navigation direction. The program also prohibits the row and column indices from exceeding the size of the grid. In other words, if the user position were along the leftmost column, pressing the left navigation button would have no effect. After the routine has determined the new position, it adjusts the appropriate index and returns to the main program.

### ***Win/Lose Routines***

As described above, flagging incorrectly or clearing a space containing a mine sends the program to the ‘Lose’ routine. Likewise, correctly flagging all the mines sends the program to the ‘Win’ routine. In the lose routine, a ‘Lose’ LED lights up on the game board to remind the user they’ve just been blown to pieces, after which the game should be reset. Similarly, in the win routine, a ‘Win’ LED is illuminated for one second to indicate a successful mission, after which the user resets the game.

## FPGA Design

(Please refer to Appendix D for the FPGA block diagram and associated FSM digrams)

### Introduction

The FPGA will be divided into two primary sections. One section will decode a keypad input into a specified format and send this information to the EVB. The other section will input control signals from the EVB and use this information to update the LED grid and the 7-segment displays on the perforation board.

### Section 1: Key decoder

Upon receiving a row input from the keypad, the key decoder will determine the corresponding column position and decode this information once the signal has been debounced. The decoded keypress will then be sent directly to the EVB for processing.

### Section 2: Display Multiplexer and Grid Poller

After processing the keypress, the EVB will send two bytes of data back to the FPGA containing information on how to control the grid and the various displays. The first byte (A), as described in the Assembly Code section, contains bits that specify which grid point to change (RINDEX, CINDEX), and how to change it (BLINK, STATUS). The second byte (B) contains a reset signal, the number of adjacent mines and a corresponding enable signal, and a two-bit win/lose signal. The FPGA signal control can be divided into three parts: the clock divider-selector, the grid controller, and the display multiplexer.

#### *Clock Divider/Selector*

To ensure that blurring does not occur, a divided clock signal will be used to multiplex the displays. The displays are controlled by a six-input multiplexer while the LED grid is illuminated using a polling method. A one-hot logic scheme is used to select among the inputs. To generate the selector signal for each multiplexer, the first step is to tap out the lowest 11 bits of the system clock. This will yield a divided clock signal operating at approximately 1 kHz. By choosing six 11-bit reference numbers that are approximately evenly spaced apart, it is ensured that the multiplexer inputs will be selected at even intervals. Before entering the multiplexers, the six 11-bit numbers will be encoded using one-hot logic so that the appropriate signals can be selected.

### *Grid Controller*

The grid controller inputs the A byte and outputs six column vectors to be multiplexed and sent to the LED grid. The grid controller uses the reference position information stored in byte A to determine which LED to alter, and the blink and status bits are used to determine how the selected LED is to be altered (e.g. ON → OFF or ON → BLINK).

### *Display Multiplexer*

The display multiplexer extracts the row and column indices from byte A, the number of mines from byte B, and timer information (minutes, 10's of seconds, and seconds) from the time decoder. These six inputs are multiplexed using selector signals that are generated by slowing down the system clock. The selected signal is then decoded and sent to the appropriate seven-segment display.

## **Results**

For the most part, the game meets the original specifications: the perforation board and game components behave correctly, the FPGA interfaces correctly with the EVB and perforation board, and the HC11 code is reliable except for the flag routine. After loading the .s19 file into the HC11 and running power to the FPGA, the game is ready to operate. Upon reset, the LEDs all turn on, and the game timer starts over.

### ***Perforation Board***

The perforation board served as an excellent template for mounting the various displays and routing many of the wires. Color-coded wires were used to tie together common segments of the digital displays, which greatly reduced the number of wires crossing between the board and the FPGA. A similar scheme was used to illuminate the LED grid. In retrospect, a better-planned wiring diagram would have eliminated much of the wire clutter. Most importantly, though, the board and game components operated appropriately.

### ***FPGA***

The FPGA also operates properly. The keypress is successfully decoded and sent to the EVB. The seven segment displays show the appropriate values of row and column index, number of adjacent mines, and game time. The win and lose LEDs both function appropriately. The grid of LEDs accurately displays the current game status – LEDs can be turned on, off, or to a blinking state. One unusual characteristic of the display that could not be accounted for is the tendency for the ‘seconds’ timer to bleed onto the ‘row index’ display. This may have to do with the time multiplexing rate used to illuminate the 6 displays.

### ***EVB***

Within the EVB, the mine pattern is generated and stored in the proper memory locations. Each of the EVB routines except for the flag routine behaves normally: the navigation routines adjust user position appropriately, the clear routine sends the correct status signal to the FPGA and outputs the appropriate number of adjacent mines plus an enable signal. The win/lose routines also function as planned. The position check routine accurately determines whether the current position has been cleared and decides whether to display the number of adjacent mines.

The primary unresolved problem with the HC11 code lies in the flag routine. By not storing the flag status of each grid point, the BLINK signal that is sent to the FPGA remains high indefinitely following the first successful flag. As mentioned before, storing flag data in the memory location for each grid point could easily fix this issue.


## **References:**

- [1] Franzon, Paul D. and David R. Smith. *Verilog Styles for Synthesis of Digital Systems*. Upper Saddle River, New Jersey: Prentice Hall, 2000.
- [2] *M68HC11EVB Evaluation Board User's Manual*. First Edition. Motorola, Inc. 1986.

## **Parts List**

<b>Part</b>	<b>Source</b>	<b>Vendor Part #</b>	<b>Price</b>
Perforated Board	MarVac	4700T	\$15.97

## Appendix A: Top Level Block Diagram



## Appendix B: HC11 Assembly Code

```

0001          * mineswpr.asm -- Minesweeper Game Control
0002          *
0003          * Authors: Daniel Vaughan (dvaughan@hmc.edu) and Gigi Au (gwau@hmc.edu)
0004          * Date:      December 10, 2002
0005          *
0006          * This file inputs a keypad command through Port A from the FPGA and determines
0007          * how to update the LED grid based upon the nature of the command.
0008          * Output is stored in two bytes and sent out through ports B and C.
0009          *
0010          *
0011          * Code Layout:
0012          *
0013          *           Subsection                  Location
0014          *-----*
0015          *       Port Definitions.....0031
0016          *       Reserved Memory Locations....0042
0017          *       Program Masks.....0073
0018          *       Pattern Generator.....0100
0019          *       Initializations.....0152
0020          *       Start routine.....0200
0021          *       Flag routine.....0308
0022          *       Clear routine.....0344
0023          *       Win/Lose routine.....0522
0024          *       Navigation routines.....0535
0025          *
0026          *
0027          *
0028          *
0029          *
0030          ****
0031          *   Port Definitions   *
0032          ****
0033
0034 1000      PORTA    EQU      $1000
0035 1004      PORTB    EQU      $1004
0036 1003      PORTC    EQU      $1003
0037 1007      DDRC     EQU      $1007
0038 100f      TCNT     EQU      $100F
0039
0040
0041          ****
0042          *   Reserved Memory Locations   *
0043          ****
0044
0045          * Registers are reserved for the mine pattern
0046
0047 c032      WINLOSE  EQU      $C032
0048
0049 c033      RINDEX   EQU      $C033      * Store row number in memory location $33
0050 c043      RITEMP   EQU      $C043      * Temporary rindex storage
0051 c034      CINDEX   EQU      $C034      * Store col number in memory location $34
0052 c044      CITEMP   EQU      $C044      * Temporary cindex storage
0053 c045      KPTEMP   EQU      $C045
0054
0055 c035      BLINK    EQU      $C035      * Blink LED command
0056 c036      STATUS   EQU      $C036      * LED on/off command
0057 c037      REF1    EQU      $C037      * index reference
0058 c038      REF2    EQU      $C038      * index reference
0059 c03a      NUMMIN1 EQU      $C03A      * least significant byte of NUMMINE, number of adjacent mines
0060 c039      NUMMINE  EQU      $C039      * number of adjacent mines
0061 c03b      TOTMINE  EQU      $C03B      * total number of mines
0062 c03c      NUMEN    EQU      $C03C      * enable number of adj. mines display (on/off)
0063 c03d      FLGCNT   EQU      $C03D      * number of flagged mines counter
0064 c03e      MINECT   EQU      $C03E      * number of adj. mines counter
0065
0066 c046      SEED     EQU      $C046      * pattern generator seed number
0067 c048      MEMX    EQU      $C048      * memory to store current row position
0068 c049      MEMX1   EQU      $C049
0069 c050      LOOPNUM  EQU      $C050      * memory to store loop number in pattern gen.

```

```

0070 c052      TEMP     EQU      $C052
0071
0072
0073
0074
0075
0076 0002      UP       EQU      %00000010      * Masks for navigation directions
0077 0005      DOWN    EQU      %00000101
0078 0004      LEFT    EQU      %00000100
0079 0001      RIGHT   EQU      %00000001
0080
0081 0003      CLEAR   EQU      %00000011      * Masks for action selections
0082 0007      FLAG    EQU      %00000111
0083 0006      RESET   EQU      %00000110
0084 0000      NOPRESS EQU      %00000000
0085
0086 0002      CLRMASK EQU      %00000010      * Cleared location check mask
0087 0003      CLRMSK2 EQU      %00000011
0088 00ff      PCMASK  EQU      %11111111      * Port C --> output mask
0089 0007      NAVMASK EQU      %00000111      * navigation button mask
0090 0005      FIVE    EQU      %00000101      * number five
0091 0006      SIX     EQU      %00000110      * number six
0092 0095      TESTNUM EQU      %10010101      * Pattern generator seed (dec. #149)
0093
0094 0002      LOSER   EQU      %00000010      * lose mask
0095 0001      WINNER  EQU      %00000001      * win mask
0096
0097
0098
0099
0100
0101
0102
0103 d100      ORG      $D100
0104
0105 d100 ce 00 00      pattern LDX      #$00      * Initialize row counter
0106 d103 18 ce 00 01      LDY      #$01      * Initialize row + column counter
0107 d107 86 95      LDAA     #TESTNUM      * Store test seed (#149) in memory
0108 d109 b7 c0 46      STAA     SEED
0109 d10c 86 00      LDAA     #$00
0110 d10e b7 c0 3b      STAA     TOTMINE
0111 d111 b6 10 0f      LDAA     TCNT      * Load lower 8 bits of counter
0112 d114 8b 95      ADDA     #TESTNUM      * Add to test seed
0113 d116 b7 c0 52      STAA     TEMP      * Store in memory
0114 d119 c6 10      LDAB     #$10      * Increment row address (2nd least sign. hex digit)
0115 d11b 3a      ABX
0116 d11c 8c 00 50      CPX      #$50      * Stop incrementing at bottom row of grid
0117 d11f 2e 4d      BGT      start
0118 d121 18 ce c0 01      LDY      #$C001      * Initialize row + column counter
0119 d125 ff c0 48      STX      MEMX      * Store row number
0120 d128 f6 c0 49      LDAB     MEMX1
0121 d12b 18 3a      ABY
0122 d12d 86 00      LDAA     #$00      * Use Y to store row + column
0123 d12f b7 c0 50      STAA     LOOPNUM      * set column loop counter to 0
0124 d132 b6 10 0f      colloop LDAA     TCNT
0125 d135 8b 95      ADDA     #TESTNUM
0126 d137 b7 c0 52      STAA     TEMP
0127 d13a b6 c0 50      LDAA     LOOPNUM      * stop incrementing at far right column of grid
0128 d13d 4c      INCA
0129 d13e 81 06      CMPA     #$06
0130 d140 2e cf      BGT      rowloop
0131 d142 b7 c0 50      STAA     LOOPNUM
0132 d145 c6 01      LDAB     #$01      * Increase column position by 1
0133 d147 18 3a      ABY
0134 d149 b6 10 0f      LDAA     TCNT      * Load bottom 8 bits of timer in accumulator A
0135 d14c f6 c0 46      LDAB     SEED      * Load "random" seed into accumulator B
0136 d14f 1b      ABA
0137 d150 b7 c0 46      STAA     SEED      * Add timer and seed to form new seed
0138 d153 81 b2      CMPA     #$B2      * Compare (-128 -- 127) to (-78)
0139 d155 2e 0f      BGT      setzero      * If greater than -78 (4/5 probability), set mine = 0
0140 d157 86 01      LDAA     #$01
0141 d159 18 a7 ff      STAA     $FF,Y      * Otherwise (1/5 probability), set mine = 1
0142 d15c f6 c0 3b      LDAB     TOTMINE
0143 d15f 5c      INCB
0144 d160 f7 c0 3b      STAB     TOTMINE      * Store the number of total mines in TOTMINE
0145 d163 7e d1 32      JMP      colloop      * This will be generally around 6, but the unknown

```

```

0146 d166 86 00      setzero LDAA    #$00          * number makes the game a little more challenging
0147 d168 18 a7 ff      STAA    $FF,Y
0148 d16b 7e d1 32      JMP     colloop

0149
0150
0151
0152      **** Initializations ****
0153
0154
0155 d16e 86 01      start   LDAA    #$01          *
0156 d170 b7 c0 33      STAA    RINDEX        * Set initial row index to one
0157 d173 b7 c0 34      STAA    CINDEX        * Set initial column index to one
0158 d176 b7 c0 36      STAA    STATUS         * Set initial Status signal to one (all LEDs on)
0159
0160
0161 d179 86 00      LDAA    #$00          *
0162 d17b b7 c0 35      STAA    BLINK         * Set Blink command to 'off'
0163 d17e b7 c0 32      STAA    WINLOSE       * Set WIN/LOSE command to 'off'
0164 d181 b7 c0 3c      STAA    NUMEN         * Set number of adjacent mines display to 'off'
0165 d184 b7 c0 3d      STAA    FLGCNT        * Set flag counter to 0
0166 d187 b7 c0 3e      STAA    MINECT        * Set adjacent mine counter to 0
0167 d18a b7 c0 45      STAA    KPTEMP        * Set initial keypress to 0
0168 d18d b7 c0 50      STAA    LOOPNUM       * Set LOOPNUM to 0
0169 d190 b7 c0 39      STAA    NUMMINE       * Set number of mines to 0
0170 d193 b7 c0 3a      STAA    NUMMIN1       *
0171
0172 d196 b7 c1 00      STAA    $C100        * Create perimeter of zeros around mine grid to
0173 d199 b7 c1 01      STAA    $C101        * simplify adjacent mine counting procedure
0174 d19c b7 c1 02      STAA    $C102
0175 d19f b7 c1 03      STAA    $C103        * Actual mine sequence stored in
0176 d1a2 b7 c1 04      STAA    $C104        * Row 1: $C111 - $C116
0177 d1a5 b7 c1 05      STAA    $C105        * Row 2: $C121 - $C126
0178 d1a8 b7 c1 06      STAA    $C106        * Row 3: $C131 - $C136
0179 d1ab b7 c1 07      STAA    $C107        * Row 4: $C141 - $C146
0180 d1ae b7 c1 10      STAA    $C110        * Row 5: $C151 - $C156
0181 d1b1 b7 c1 20      STAA    $C120
0182 d1b4 b7 c1 30      STAA    $C130
0183 d1b7 b7 c1 40      STAA    $C140
0184 d1ba b7 c1 50      STAA    $C150
0185 d1bd b7 c1 60      STAA    $C160
0186 d1c0 b7 c1 17      STAA    $C117
0187 d1c3 b7 c1 27      STAA    $C127
0188 d1c6 b7 c1 37      STAA    $C137
0189 d1c9 b7 c1 47      STAA    $C147
0190 d1cc b7 c1 57      STAA    $C157
0191 d1cf b7 c1 67      STAA    $C167
0192 d1d2 b7 c1 61      STAA    $C161
0193 d1d5 b7 c1 62      STAA    $C162
0194 d1d8 b7 c1 63      STAA    $C163
0195 d1db b7 c1 64      STAA    $C164
0196 d1de b7 c1 65      STAA    $C165
0197 d1e1 b7 c1 66      STAA    $C166
0198
0199
0200
0201      **** Start routine ****
0202
0203
0204
0205
0206      **** Current Position Cleared? ****
0207
0208
0209 d1e4 bd d3 ce      nav     JSR     posclr        * check if current position has been cleared
0210
0211
0212      **** send data out through PORT B ****
0213
0214
0215 d1e7 b6 c0 34      LDAA    CINDEX        * Generate an eight bit output with
0216 d1ea 48              LSLA    * column index in [7:5], row index in
0217 d1eb 48              LSLA    * [4:2], Blink in bit 1, and Status in
0218 d1ec 48              LSLA    * bit 0
0219 d1ed bb c0 33      ADDA    RINDEX
0220 d1f0 48              LSLA
0221 d1f1 bb c0 35      ADDA    BLINK

```

```

0222 d1f4 48          LSLA
0223 d1f5 bb c0 36    ADDA STATUS
0224 d1f8 b7 10 04    STAA PORTB      * Send information out over port B
0225
0226
0227
0228 ****
0229 * send data out through PORT C *
0230 ****
0231
0232 d1fb 86 ff      skipc LDAA #PCMASK      * Set port C to all output mode
0233 d1fd b7 10 07    STAA DDRC
0234 d200 b6 c0 3a    LDAA NUMMIN1      * Generate a seven bit output with the number of mines
0235 d203 48          LSLA
0236 d204 bb c0 3c    ADDA NUMEN       * adjacent to current position in [6:3]
0237 d207 48          LSLA
0238 d208 48          LSLA
0239 d209 bb c0 32    ADDA WINLOSE      * WINLOSE in bits [1:0]
0240 d20c b7 10 03    STAA PORTC       * Send information out over port C
0241 d20f 86 00        LDAA #$00       * Set enable signal to 0
0242 d211 b7 c0 3c    STAA NUMEN
0243
0244 d214 b6 c0 32    LDAA WINLOSE      * Branch to keypress if WINLOSE = 0
0245 d217 81 00        CMPA #$00
0246 d219 27 1b        BEQ keyprs
0247
0248 d21b 18 ce 00 00 onesec LDY #$0000      * Display the win or lose LED for 1 second
0249 d21f ce 00 00    one_st LDX #$0000      * after user wins or loses
0250 d222 18 8c 00 2a    CPY #$002A
0251 d226 27 0b        BEQ pat2
0252 d228 18 08        INY
0253 d22a 8c 0e 4e    one_lp CPX #$0E4E
0254 d22d 27 f0        BEQ one_st
0255 d22f 08          INX
0256 d230 7e d2 2a    JMP one_lp
0257 d233 7e d1 00    pat2 JMP pattern
0258
0259
0260
0261 ****
0262 * Determine Keypress *
0263 ****
0264
0265 * Evaluates keypress and jumps to appropriate subroutine
0266
0267
0268 d236 b6 10 00    keyprs LDAA PORTA      * Load value sent from FPGA
0269 d239 84 07        ANDA #NAVMASK
0270 d23b 81 00        CMPA #NOPRESS
0271 d23d 26 06        BNE noprs
0272 d23f b7 c0 45    STAA KPTEMP
0273 d242 7e d1 e4    JMP nav
0274 d245 f6 c0 45    noprs LDAB KPTEMP      * Load previous keypress
0275 d248 11          CBA
0276 d249 26 03        BNE holdon      * If button being held down, keep sending same data
0277 d24b 7e d1 e4    JMP nav
0278 d24e b7 c0 45    holdon STAA KPTEMP      * out ports B and C
0279 d251 81 06        CMPA #RESET
0280 d253 27 1b        BEQ pat
0281 d255 81 07        CMPA #FLAG
0282 d257 27 1a        BEQ flg
0283 d259 81 03        CMPA #CLEAR
0284 d25b 27 19        BEQ clr
0285 d25d 81 02        CMPA #UP
0286 d25f 27 18        BEQ up1
0287 d261 81 05        CMPA #DOWN
0288 d263 27 17        BEQ down1
0289 d265 81 04        CMPA #LEFT
0290 d267 27 16        BEQ left1
0291 d269 81 01        CMPA #RIGHT
0292 d26b 27 15        BEQ right1
0293 d26d 7e d1 e4    JMP nav      * Otherwise, return to start routine
0294
0295 d270 7e d1 00    pat JMP pattern
0296 d273 7e d2 88    flg JMP flagged
0297 d276 7e d2 c3    clr JMP cleared

```

```

0298 d279 7e d4 12      up1     JMP    navup
0299 d27c 7e d4 20      down1   JMP    navdown
0300 d27f 7e d4 2e      left1   JMP    navleft
0301 d282 7e d4 3c      right1  JMP    navrt
0302
0303 d285 7e d1 e4      JMP    nav      * Once done with routine, return to start
0304
0305
0306 ****
0307 *
0308 *      Flag Routine      *
0309 *
0310 ****
0311
0312 * Checks to see if mine in current location. If no, user loses. If yes,
0313 * a 1 in the blink signal, increments the flag counter, and returns to start
0314
0315 d288 b6 c0 33      flagged LDAA   RINDEX
0316 d28b 48             LSLA
0317 d28c 48             LSLA
0318 d28d 48             LSLA
0319 d28e 48             LSLA      * Shift RINDEX 2^4 = 1 hex number to left
0320 d28f bb c0 34      ADDA   CINDEX
0321 d292 8b 01          ADDA   #$01
0322 d294 b7 c0 37      STAA   REF1
0323 d297 f6 c0 37      LDAB   REF1
0324 d29a ce c0 00      LDX    #$C000 * Set X to zero
0325 d29d 3a             ABX
0326 d29e a6 ff          LDAA   $FF,X      * Load B'th element of X (B'th element of mine pattern)
0327 d2a0 81 01          CMPA   #$01
0328 d2a2 27 03          BEQ    flag1      * If it was not a mine, they lose
0329 d2a4 7e d4 05          JMP   lose
0330 d2a7 86 01          flag1 LDAA   #$01      * Otherwise, load BLINK with blink signal
0331 d2a9 b7 c0 35          STAA   BLINK
0332 d2ac 86 00          LDAA   #$00
0333 d2ae b7 c0 36          STAA   STATUS
0334 d2b1 b6 c0 3d          LDAA   FLGCNT      * Load current flag count
0335 d2b4 4c             INCA
0336 d2b5 b1 c0 3b          CMPA   TOTMINE      * Increment flag count by one
0337 d2b8 27 06          BEQ    winner      * Compare it to total number of mines
0338 d2ba b7 c0 3d          STAA   FLGCNT      * If user has flagged every mine, they win
0339 d2bd 7e d1 e4          JMP   nav
0340 d2c0 7e d4 0a          winner JMP   win      * If not, then store new flag count and return to start
0341
0342
0343 ****
0344 *
0345 *      Clear Routine      *
0346 *
0347 ****
0348
0349 * Checks to see if mine in current location. If yes, user loses. If no, checks adjacent
0350 * spaces for mines, records number of adjacent mines, and returns to start
0351
0352 ****
0353 *      Mine Check         *
0354 ****
0355
0356 d2c3 b6 c0 33      cleared LDAA   RINDEX
0357 d2c6 48             LSLA
0358 d2c7 48             LSLA
0359 d2c8 48             LSLA
0360 d2c9 48             LSLA      * Shift RINDEX 2^4 = 1 hex number to left
0361 d2ca bb c0 34      ADDA   CINDEX
0362 d2cd 8b 01          ADDA   #$01
0363 d2cf b7 c0 37      STAA   REF1
0364 d2d2 f6 c0 37      LDAB   REF1
0365 d2d5 ce c0 00      LDX    #$C000 * Set X to zero
0366 d2d8 3a             ABX
0367 d2d9 a6 ff          LDAA   $FF,X      * Load B'th element of X (B'th element of mine pattern)
0368 d2db 81 01          CMPA   #$01      * If it was a mine, go to lose (you lose)
0369 d2dd 26 03          BNE   clear1
0370 d2df 7e d4 05          JMP   lose
0371 d2e2 c6 00          clear1 LDAB   #$00
0372 d2e4 f7 c0 36          STAB   STATUS      * Store 0 into STATUS to turn off LED
0373 d2e7 8b 02          ADDA   #CLRMASK

```

```

0374 d2e9 a7 ff           STAA    $FF,X          * Store 1 into "cleared" to indicate spot has been cleared
0375
0376
0377
0378      *****
0379      * Mine Count *
0380      *****
0381
0382      * Check mine pattern to see if there's a mine. Earlier routines choose which
0383      * mine count routines to jump to, depending on current grid position
0384
0385 d2eb 18 ce 00 00     LDY     #$00          * Initialize mine counter
0386
0387
0388 d2ef b6 c0 33        nextl   LDAA    RINDEX      * look in cell left of current position
0389 d2f2 b7 c0 43        STAA    RITEMP
0390 d2f5 b6 c0 34        LDAA    CINDEX
0391 d2f8 8b ff           ADDA    #$FF
0392 d2fa b7 c0 44        STAA    CITEMP
0393 d2fd bd d3 ad       JSR     adj_chk
0394 d300 b6 c0 33        LDAA    RINDEX      * look in cell right of current position
0395 d303 b7 c0 43        STAA    RITEMP
0396 d306 b6 c0 34        LDAA    CINDEX
0397 d309 8b 01           ADDA    #$01
0398 d30b b7 c0 44        STAA    CITEMP
0399 d30e bd d3 ad       JSR     adj_chk
0400 d311 b6 c0 33        LDAA    RINDEX      * look in cell above, left of current position
0401 d314 8b ff           ADDA    #$FF
0402 d316 b7 c0 43        STAA    RITEMP
0403 d319 b6 c0 34        LDAA    CINDEX
0404 d31c 8b ff           ADDA    #$FF
0405 d31e b7 c0 44        STAA    CITEMP
0406 d321 bd d3 ad       JSR     adj_chk
0407 d324 b6 c0 33        LDAA    RINDEX      * look in cell above current position
0408 d327 8b ff           ADDA    #$FF
0409 d329 b7 c0 43        STAA    RITEMP
0410 d32c b6 c0 34        LDAA    CINDEX
0411 d32f b7 c0 44        STAA    CITEMP
0412 d332 bd d3 ad       JSR     adj_chk
0413 d335 b6 c0 33        LDAA    RINDEX      * look in cell to right of current position
0414 d338 8b ff           ADDA    #$FF
0415 d33a b7 c0 43        STAA    RITEMP
0416 d33d b6 c0 34        LDAA    CINDEX
0417 d340 8b 01           ADDA    #$01
0418 d342 b7 c0 44        STAA    CITEMP
0419 d345 bd d3 ad       JSR     adj_chk
0420 d348 b6 c0 33        LDAA    RINDEX      * look in cell below, left of current position
0421 d34b 8b 01           ADDA    #$01
0422 d34d b7 c0 43        STAA    RITEMP
0423 d350 b6 c0 34        LDAA    CINDEX
0424 d353 8b ff           ADDA    #$FF
0425 d355 b7 c0 44        STAA    CITEMP
0426 d358 bd d3 ad       JSR     adj_chk
0427 d35b b6 c0 33        LDAA    RINDEX      * look in cell below current position
0428 d35e 8b 01           ADDA    #$01
0429 d360 b7 c0 43        STAA    RITEMP
0430 d363 b6 c0 34        LDAA    CINDEX
0431 d366 b7 c0 44        STAA    CITEMP
0432 d369 bd d3 ad       JSR     adj_chk
0433 d36c b6 c0 33        LDAA    RINDEX      * look in cell below, right of current position
0434 d36f 8b 01           ADDA    #$01
0435 d371 b7 c0 43        STAA    RITEMP
0436 d374 b6 c0 34        LDAA    CINDEX
0437 d377 8b 01           ADDA    #$01
0438 d379 b7 c0 44        STAA    CITEMP
0439 d37c bd d3 ad       JSR     adj_chk
0440
0441 d37f 18 ff c0 39     STY     NUMMINE     * Store total mine count in NUMMIN1
0442 d383 b6 c0 3a        LDAA    NUMMIN1
0443 d386 48              LSLA
0444 d387 48              LSLA
0445 d388 b7 c0 3a        STAA    NUMMIN1
0446 d38b b6 c0 33        LDAA    RINDEX
0447 d38e 48              LSLA
0448 d38f 48              LSLA
0449 d390 48              LSLA

```

```


0450 d391 48          LSLA      * Shift RINDEX 2^4 = 1 hex number to left
0451 d392 bb c0 34    ADDA     CINDEX
0452 d395 8b 01       ADDA     #$01
0453 d397 b7 c0 37    STAA     REF1
0454 d39a f6 c0 37    LDAB     REF1
0455 d39d ce c0 00    LDX      #$C000   * Set X to zero
0456 d3a0 3a          ABX
0457 d3a1 a6 ff       LDAA     $FF,X   * Load B'th element of X (B'th element of mine pattern)
0458 d3a3 84 03       ANDA     #CLRMSK2
0459 d3a5 bb c0 3a    ADDA     NUMMIN1  * store number of mines in memory for this
0460 d3a8 a7 ff       STAA     $FF,X   * cell location
0461 d3aa 7e d1 e4    JMP     nav
0462
0463
0464
0465
0466
0467
0468 d3ad b6 c0 43    adj_chk LDAA     RITEMP
0469 d3b0 48          LSLA
0470 d3b1 48          LSLA
0471 d3b2 48          LSLA
0472 d3b3 48          LSLA      * Shift RINDEX 2^4 = 1 hex number to left
0473 d3b4 bb c0 44    ADDA     CITEMP
0474 d3b7 8b 01       ADDA     #$01
0475 d3b9 b7 c0 38    STAA     REF2
0476 d3bc f6 c0 38    LDAB     REF2
0477 d3bf ce c0 00    LDX      #$C000   * Set X to zero
0478 d3c2 3a          ABX
0479 d3c3 a6 ff       LDAA     $FF,X   * Check mine pattern to see if there's a mine
0480 d3c5 84 01       ANDA     #$01   * Examine adjacent position for mine
0481 d3c7 81 01       CMPA     #$01
0482 d3c9 26 02       BNE      chk_out
0483 d3cb 18 08       INY
0484 d3cd 39          chk_out RTS      * Increment mine counter if mine found nearby
0485
0486
0487
0488
0489
0490
0491 d3ce b6 c0 33    posclr LDAA     RINDEX
0492 d3d1 48          LSLA
0493 d3d2 48          LSLA
0494 d3d3 48          LSLA
0495 d3d4 48          LSLA      * Shift RINDEX 2^4 = 1 hex number to left
0496 d3d5 bb c0 34    ADDA     CINDEX
0497 d3d8 8b 01       ADDA     #$01
0498 d3da b7 c0 37    STAA     REF1
0499 d3dd f6 c0 37    LDAB     REF1
0500 d3e0 ce c0 00    LDX      #$C000   * Set X to zero
0501 d3e3 3a          ABX
0502 d3e4 a6 ff       LDAA     $FF,X   * Load B'th element of X (B'th element of mine pattern)
0503 d3e6 84 02       ANDA     #CLRMASK
0504 d3e8 81 02       CMPA     #CLRMASK
0505 d3ea 26 13       BNE      skippos  * Check to see if current position has been cleared
0506 d3ec 86 01       LDAA     #$01   * If not, don't display number of adjacent mines
0507 d3ee b7 c0 3c    STAA     NUMEN   * If clear, activate enable signal to display # adj. mines
0508 d3f1 a6 ff       LDAA     $FF,X
0509 d3f3 44          LSRA
0510 d3f4 44          LSRA
0511 d3f5 b7 c0 3a    STAA     NUMMIN1
0512 d3f8 86 00       LDAA     #$00
0513 d3fa b7 c0 36    STAA     STATUS   * Load a zero into status to turn off LED
0514 d3fd 20 05       BRA      skp2
0515 d3ff 86 01       skippos LDAA     #$01
0516 d401 b7 c0 36    STAA     STATUS   * If position has not been cleared, keep LED on
0517 d404 39          skp2    RTS
0518
0519
0520
0521
0522
0523
0524
0525
***** Win/Lose Subroutine *****
*****
```

```



0526 d405 86 02      lose    LDAA    #LOSER
0527 d407 b7 c0 32      STAA    WINLOSE      * Set win/lose to lose
0528 d40a 86 01      win     LDAA    #WINNER
0529 d40c b7 c0 32      STAA    WINLOSE      * Set win/lose to win
0530 d40f 7e d1 e4      JMP     nav
0531
0532 ****
0533 *
0534 * Navigation Subroutines *
0535 *
0536 ****
0537
0538 * Checks current grid position and adjusts row/column indices
0539 * according to navigation direction specified by user.
0540
0541 ****
0542 * up   *
0543 ****
0544
0545 d412 b6 c0 33      navup   LDAA    RINDEX
0546 d415 81 01      CMPA    #$01      *If already at top row, do not decrease row index
0547 d417 27 04      BEQ     up
0548 d419 4a      DECA
0549 d41a b7 c0 33      STAA    RINDEX
0550 d41d 7e d1 e4      up     JMP     nav      * Return to start routine when done
0551
0552
0553 ****
0554 * down  *
0555 ****
0556
0557 d420 b6 c0 33      navdown  LDAA    RINDEX
0558 d423 81 05      CMPA    #$05      * If already at bottom row, do not increase row index
0559 d425 27 04      BEQ     down
0560 d427 4c      INCA
0561 d428 b7 c0 33      STAA    RINDEX
0562 d42b 7e d1 e4      down   JMP     nav      * Return to start routine when done
0563
0564
0565 ****
0566 * left   *
0567 ****
0568
0569 d42e b6 c0 34      navleft  LDAA    CINDEX
0570 d431 81 01      CMPA    #$01      * If already at leftmost column, do not decrease
0571 d433 27 04      BEQ     left      * column index
0572 d435 4a      DECA
0573 d436 b7 c0 34      STAA    CINDEX
0574 d439 7e d1 e4      left   JMP     nav      * Return to start routine when done
0575
0576
0577 ****
0578 * right  *
0579 ****
0580
0581 d43c b6 c0 34      navrt   LDAA    CINDEX
0582 d43f 81 06      CMPA    #$06      * If already at rightmost column, do not increase
0583 d441 27 04      BEQ     right      * column index
0584 d443 4c      INCA
0585 d444 b7 c0 34      STAA    CINDEX
0586 d447 7e d1 e4      right  JMP     nav      * Return to start routine when done t increase

```


## Appendix C: EVB Block Diagram




## Appendix D: FPGA Block Diagram and FSM Diagrams




## Appendix D (Cont'd): Keypad Debouncer FSM



## Appendix D (Cont'd): Keypad Scanner FSM



## Appendix D (Cont'd): FSM for LED Grid Poller



## Appendix E: Verilog Modules

```
module Final_Project(rows,clk,reset,keypress,columns,A,B,seg,gridcol,poller,sel,win,lose);

    input clk;
    input reset;
    input [3:0] rows;
    input [7:0] A;
    input [6:0] B;
    output [2:0] keypress;
        output [3:0] columns;
    output [6:0] seg;
    output [5:0] poller,sel;
        output [4:0] gridcol;
    output win, lose;

FPGA2EVB FPGA2EVB2(rows,clk,reset,keypress,columns);

minesweeper minesweeper2(clk,reset,A,B,seg,gridcol,poller,sel,win,lose);

endmodule

module FPGA2EVB(rows,clk,reset,keypress,columns);
    input [3:0] rows;
    input clk;
    input reset;
    output [2:0] keypress;
        output [3:0] columns;

    wire sclk, bclk;
    wire [11:0] y;
    wire en;
    wire [3:0] columns;

        slow_clock slow_clock3(clk,reset,sclk,bclk,y);
        debouncer debouncer3(reset,rows,sclk,en);
        keyscanner keyscanner3(sclk,reset,rows,columns);
        keydecoder keydecoder3(clk,reset,rows,columns,keypress,en);

endmodule
```

```

module debouncer(reset,rows,sclk,en);
    input reset;
    input [3:0] rows;
    input sclk;
    output en;

    wire nopress;

    reg [1:0] state;
    reg [1:0] nextstate;

    assign nopress = (rows[3]&rows[2]&rows[1]&rows[0]);

    parameter S0 = 2'b00;
    parameter S1 = 2'b01;
    parameter S2 = 2'b11;
    parameter S3 = 2'b10;

    // State Register

    always @(posedge sclk or posedge reset)
        if (reset)      state <= S0;
        else           state <= nextstate;

    //Next state logic

    always @(state or nopress)
        case (state)

            S0:   if (nopress)      nextstate <= S0;
                  else           nextstate <= S1;
            S1:   if (nopress)      nextstate <= S0;
                  else           nextstate <= S2;
            S2:   if (nopress)      nextstate <= S3;
                  else           nextstate <= S2;
            S3:   if (nopress)      nextstate <= S0;
                  else           nextstate <= S1;

            default: nextstate <= S0;

        endcase

    // Output Logic

    assign en = (state[1]&state[0]);
endmodule

```

```

module keydecoder(clk,reset,rows,columns,keypress,en);
    input clk;
    input reset;
    input [3:0] rows;
    input [3:0] columns;
    input en;
    output [2:0] keypress;

    wire [7:0] A;
    reg [2:0] keypress;

parameter UP          = 8'b1011_0111;
parameter LEFT         = 8'b0111_1011;
parameter DOWN        = 8'b1011_1011;
parameter RIGHT       = 8'b1101_1011;
parameter CLEAR       = 8'b0111_1101;
parameter FLAG         = 8'b1011_1101;
parameter RESET        = 8'b1101_1101;

assign A = {columns[3:0], rows[3:0]};

always @(posedge clk or posedge reset)
    if (reset) keypress <= 3'b0;
    else
        if (en)
            case(A)
                UP:      keypress <= 3'b010;
                LEFT:   keypress <= 3'b100;
                DOWN:  keypress <= 3'b101;
                RIGHT: keypress <= 3'b001;
                CLEAR:keypress <= 3'b011;
                FLAG:   keypress <= 3'b111;
                RESET: keypress <= 3'b110;
                default: keypress <= 3'b0;
            endcase
        else keypress <= 3'b0;
endmodule

module keyscanner(clk,reset,rows,columns);
    input clk;
    input reset;
    input [3:0] rows;
    output [3:0] columns;

    reg [3:0] state;
    reg [3:0] nextstate;

parameter nopress = 4'b1111;
parameter S0 = 4'b0111;
parameter S1 = 4'b1011;
parameter S2 = 4'b1101;
parameter S3 = 4'b1110;

// State Register

```

```

always @(posedge clk or posedge reset)
    if (reset)      state <= S0;
    else           state <= nextstate;

// Next State Logic

always @(*)
    case (state)
        S0:   if (rows == nopress)    nextstate <= S1;
               else                  nextstate <= state;
        S1:   if (rows == nopress)    nextstate <= S2;
               else                  nextstate <= state;
        S2:   if (rows == nopress)    nextstate <= S3;
               else                  nextstate <= state;
        S3:   if (rows == nopress)    nextstate <= S0;
               else                  nextstate <= state;
        default:                   nextstate <= S0;
    endcase

// Output Logic

assign columns = state;
endmodule

```

```

module slow_clock(clk,reset,sclk,bclk,y);
    input clk;
    input reset;
    output sclk;
    output bclk;
    output [10:0] y;

    reg [19:0] q;

    always @(*)
        if (reset) q <= 20'b0;
        else
            if (q == 20'b1111_1111_1111_1111_1111) q <= 20'b0;
            else                                     q <= q + 1;

    assign sclk = ~q[6]; //q[6]
    assign bclk = q[16]; //q[16]
    assign y = q[10:0];

endmodule

```

```

module minesweeper(clk,reset,A,B,seg,gridcol,poller,sel,win,lose);
    input clk;
    input reset;
    input [7:0] A;
    input [6:0] B;
    output [6:0] seg;
    output [5:0] poller,sel;
        output [4:0] gridcol;
        output win, lose;

    wire [1:0] blinkstatus;
    wire sclk, bclk;
    wire [59:0] L;
    wire [10:0] y;
    wire [4:0] row_in, col_in, mine_num, sec, ten_sec, minutes;
    wire [4:0] loc;
    wire [4:0] q;
    wire [5:0] poller,sel;
    wire en;

    slow_clock slow_clock2(clk,reset,sclk,bclk,y);           //input clk,reset
                                                               //output sclk,bclk,y

    loc_decoder loc_decoder2(clk,reset,A,loc,blinkstatus);     //input A
                                                               //output loc,blinkstatus

    index_decoder index_decoder2(clk,reset,A[7:2],B[6:2],row_in,col_in,mine_num); //input A,B
                                                               //output row,col,mine#

    blinkoff_fsm blinkoff_fsm2(clk, reset, loc, blinkstatus, L); //input loc,blinkstatus,reset
                                                               //,sclk,bclk,output L

    gridpoller gridpoller2(sclk,bclk,reset,L,gridcol,poller); //input sclk,reset,L
                                                               //output gridcol,poller

    sec_decoder sec_decoder2(clk,reset,sec,en);               //input clk,reset
    ten_sec_decoder ten_sec_decoder2(clk,reset,en,ten_sec);   //output seconds,ten_sec
    minute_decoder minute_decoder2(clk,reset,en,ten_sec,minutes); //,minutes

    selector selector2(clk,reset,y,sel);

    mux6 mux62(row_in,col_in,mine_num,sec,ten_sec,minutes,sel,q); //input row,col
                                                               //mine#,sec,
                                                               //ten_sec,minutes
                                                               //sel,output q

    sevenseg sevenseg2(q,seg);                                //input q, output seg

    winlose winlose2(B[1:0],win,lose);                         //input B, output w/l

endmodule

```

```

module blinkoff_fsm(clk, reset, loc, blinkstatus, L);
//blinkoff_fsm(blinkstatus,loc,reset,clk,bclk,L);

    input clk;
    input reset;
    input [4:0] loc;
    input [1:0] blinkstatus;
    output [59:0] L;

    reg [59:0] L;

    always @ (posedge clk or posedge reset)
        if (reset)          L <= 60'b0;
        else if (blinkstatus == 2'b00)
            begin
                L[2*(loc-1)] <= 1; // turn off LED
                L[2*(loc-1)+1] <= 0;
            end
        else if (blinkstatus == 2'b01)
            begin
                L[2*(loc-1)] <= 0;
                L[2*(loc-1)+1] <= 0;
            end
        else if (blinkstatus == 2'b10)
            begin
                L[2*(loc-1)+1] <= 1; //blink
                L[2*(loc-1)] <= 0;
            end
    end
endmodule

module gridpoller(sclk,bclk,reset,L,gridcol,poller);
    input sclk;
    input bclk;
    input reset;
    input [59:0] L;
    output [4:0] gridcol;
    output [5:0] poller;

    reg [5:0] state;
    reg [5:0] nextstate;
    reg [4:0] gridcol;

    parameter S0 = 6'b011111;
    parameter S1 = 6'b101111;
    parameter S2 = 6'b110111;
    parameter S3 = 6'b111011;
    parameter S4 = 6'b111101;
    parameter S5 = 6'b111110;

    assign poller[5:0] = state[5:0];
    assign poller[4] = state[4];
    assign poller[3] = state[3];
    assign poller[2] = state[2];
    assign poller[1] = state[1];
    assign poller[0] = state[0];

    // State Register

    always @ (posedge sclk or posedge reset)
        if (reset) state <= S0;
        else           state <= nextstate;

    // Next State Logic

```

```

always @(state)
  case (state)
    S0:      begin      gridcol[4:0] =
      {(L[49]&bclk|L[48]),(L[37]&bclk|L[36]),(L[25]&bclk|L[24]),(L[13]&bclk|L[12]),(L[1]&bclk|L[0])};
                                         nextstate <= S1;
      end

    S1:      begin      gridcol[4:0] =
      {(L[51]&bclk|L[50]),(L[39]&bclk|L[38]),(L[27]&bclk|L[26]),(L[15]&bclk|L[14]),(L[3]&bclk|L[2])};
                                         nextstate <= S2;
      end

    S2:      begin      gridcol[4:0] =
      {(L[53]&bclk|L[52]),(L[41]&bclk|L[40]),(L[29]&bclk|L[28]),(L[17]&bclk|L[16]),(L[5]&bclk|L[4])};
                                         nextstate <= S3;
      end

    S3:      begin      gridcol[4:0] =
      {(L[55]&bclk|L[54]),(L[43]&bclk|L[42]),(L[31]&bclk|L[30]),(L[19]&bclk|L[18]),(L[7]&bclk|L[6])};
                                         nextstate <= S4;
      end

    S4:      begin      gridcol[4:0] =
      {(L[57]&bclk|L[56]),(L[45]&bclk|L[44]),(L[33]&bclk|L[32]),(L[21]&bclk|L[20]),(L[9]&bclk|L[8])};
                                         nextstate <= S5;
      end

    S5:      begin      gridcol[4:0] =
      {(L[59]&bclk|L[58]),(L[47]&bclk|L[46]),(L[35]&bclk|L[34]),(L[23]&bclk|L[22]),(L[11]&bclk|L[10])};
                                         nextstate <= S0;
      end

    default:
      begin      gridcol[4:0] =
      {(L[49]&bclk|L[48]),(L[37]&bclk|L[36]),(L[25]&bclk|L[24]),(L[13]&bclk|L[12]),(L[1]&bclk|L[0])};
                                         nextstate <= S0;
      end
  endcase
endmodule

```

```

module index_decoder(clk,reset,A,B,row_in,col_in,mine_num);
    input clk;
    input reset;
    input [5:0] A;
    input [4:0] B;
    output [4:0] row_in, col_in, mine_num;

    reg [4:0] row_in,col_in,mine_num;

    always @(posedge clk or posedge reset)

        if (reset)
            begin
                col_in <= 5'b0;
                row_in <= 5'b0;
                mine_num <= 5'b0;
            end
        else
            begin
                col_in <= {2'b00,A[5:3]};
                row_in <= {2'b00,A[2:0]};
                mine_num <= {~B[0],B[4:1]};
            end
    endmodule

```

```

module loc_decoder(clk,reset,A,loc,blinkstatus);
    input clk;
    input reset;
    input [7:0] A;
    output [4:0] loc;
    output [1:0] blinkstatus;

    wire [2:0] row, col;
    reg [4:0] loc;
    reg [1:0] blinkstatus;

    assign col = A[7:5];
    assign row = A[4:2];

    always @(posedge clk or posedge reset)

        if (reset)
            begin
                blinkstatus <= 2'b01;
                loc <= 5'b00001;
            end

        else
            begin
                blinkstatus <= A[1:0];
                loc <= ((row-1) * 6) + col;
            end
    endmodule

module minute_decoder(clk,reset,en,ten_sec,minutes);
    input clk;
    input reset;
    input en;
    input [4:0] ten_sec;
    output [4:0] minutes;
    reg [4:0] minutes;

    always @(posedge clk or posedge reset)

        if (reset) minutes <= 5'b0;
        else if (en && ten_sec == 5'b00101)
            case (minutes)
                5'b00000 : minutes <= 5'b00001;
                5'b00001      : minutes <= 5'b00010;
                5'b00010 : minutes <= 5'b00011;
                5'b00011 : minutes <= 5'b00100;
                5'b00100 : minutes <= 5'b00101;
                5'b00101 : minutes <= 5'b00110;
                5'b00110 : minutes <= 5'b00111;
                5'b00111 : minutes <= 5'b01000;
                5'b01000 : minutes <= 5'b01001;
                5'b01001 : minutes <= 5'b00000;
                default   : minutes <= 5'b00000;
            endcase
    endmodule

```

```

module mux6(d0,d1,d2,d3,d4,d5,sel,q);
    input [4:0] d0, d1, d2, d3, d4, d5;
    input [5:0] sel;
    output [4:0] q;

parameter sel0 = 6'b011111;
parameter sel1 = 6'b101111;
parameter sel2 = 6'b110111;
parameter sel3 = 6'b111011;
parameter sel4 = 6'b111101;
parameter sel5 = 6'b111110;

assign q = (sel == sel0) ? d0 : {5'bzzzzz},
      q = (sel == sel1) ? d1 : {5'bzzzzz},
      q = (sel == sel2) ? d2 : {5'bzzzzz},
      q = (sel == sel3) ? d3 : {5'bzzzzz},
      q = (sel == sel4) ? d4 : {5'bzzzzz},
      q = (sel == sel5) ? d5 : {5'bzzzzz};

endmodule

```

```

module sec_decoder(clk,reset,sec,en);
    input clk;
    input reset;
    output en;
    output [4:0] sec;

    reg [23:0] q;
    reg [4:0] sec;
    reg en;

    always @(posedge clk or posedge reset)
        if(reset) begin
            sec <= 5'b0;
            q <= 24'b0;
            en <= 0;
        end
        else if (q[23:20] == 4'b1010)
            begin
                q <= 24'b0;
                en <= 1;
            end
        else
            begin
                q <= q + 1;
                en <= 0;
                sec <= {1'b0,q[23:20]};
            end
    end
endmodule

```

```

module selector(clk,reset,y,sel);
    input clk;
    input reset;
    input [10:0] y;
    output [5:0] sel;

    reg [5:0] sel;

    always @ (posedge clk or posedge reset)
        if(reset) sel <= 6'b111111;
        else
            if (y >= 11'b0 && y <= 11'b001_0101_0101)
                sel <= 6'b011111;
            else if (y >= 11'b001_0101_0110 && y <= 11'b010_1010_1010) sel <= 6'b101111;
            else if (y >= 11'b010_1010_1011 && y <= 11'b011_1111_1111) sel <= 6'b110111;
            else if (y >= 11'b100_0000_0000 && y <= 11'b101_0101_0100) sel <= 6'b111011;
            else if (y >= 11'b101_0101_0101 && y <= 11'b110_1010_1001) sel <= 6'b111101;
            else if (y >= 11'b110_1010_1010)
                sel <= 6'b111110;
endmodule

```

```

module sevenseg(s,seg);
    input [4:0] s;
    output [6:0] seg;

    assign seg[0] = (s[4]|((s[3]&s[2]&~s[1]&~s[0]) | (~s[3]&~s[2]&~s[1]) | (~s[3]&s[2]&s[1]&s[0]));
    assign seg[1] = (s[4]|((~s[3]&~s[2]&s[1]) | (~s[3]&s[1]&s[0]) | (s[3]&s[2]&~s[1]&s[0]));
    assign seg[2] = (s[4]|((~s[3]&s[2]&~s[1]) | (~s[3]&s[1]&s[0]) | (s[3]&~s[2]&~s[1]&s[0]));
    assign seg[3] = (s[4]|((s[2]&s[1]&s[0]) | (~s[2]&~s[1]&s[0]) | (s[3]&~s[2]&s[1]&~s[0]) | (~s[3]&s[2]&~s[1]&~s[0]));
    assign seg[4] = (s[4]|(((s[3]&s[2])&(s[1] | ~s[0])) | (~s[3]&~s[2])&(s[1] | s[0])));
    assign seg[5] = (s[4]|((s[0]&(~s[3]&~s[1]) | (s[3]&s[1]))) | (s[2]&~s[0])&(s[1] | s[3]));
    assign seg[6] = (s[4]|(((~s[3]&~s[1])&(s[2]&s[0])) | ((s[3]&s[0])&(s[2]&s[1])));

endmodule

```

```

module slow_clock(clk,reset,sclk,bclk,y);
    input clk;
    input reset;
    output sclk;
    output bclk;
    output [10:0] y;

    reg [19:0] q;

    always @ (posedge clk or posedge reset)
        if (reset) q <= 20'b0;
        else
            if (q == 20'b1111_1111_1111_1111_1111) q <= 20'b0;
            else q <= q + 1;

    assign sclk = ~q[6];
    assign bclk = q[16];
    assign y = q[10:0];

endmodule

```

```

module ten_sec_decoder(clk,reset,en,ten_sec);

    input clk;
    input reset;
    input en;
    output [4:0] ten_sec;

    reg [4:0] ten_sec;

    always @(posedge clk or posedge reset)

        if (reset) ten_sec <= 5'b00000;
        else if (en)
            case (ten_sec)
                5'b00000 : ten_sec <= 5'b00001;
                5'b00001      :      ten_sec <= 5'b00010;
                5'b00010 :      ten_sec <= 5'b00011;
                5'b00011 :      ten_sec <= 5'b00100;
                5'b00100 :      ten_sec <= 5'b00101;
                5'b00101 :      ten_sec <= 5'b00000;
                default :ten_sec <= 5'b00000;
            endcase
    endmodule

```

```

module winlose(B,win,lose);
    input [1:0] B;
    output win;
    output lose;

    assign lose = B[1];
    assign win = B[0];

endmodule

```