APPENDIX A AN1062: USING THE QSPI FOR ANALOG DATA AQUISITION

By: Craig Shaw

A.1 Introduction

To effectively use digital microcontroller units (MCUs) in an analog world, analog information must be converted into digital form. In all applications, fast, accurate, and inexpensive conversion is desirable. Minimizing printed circuit board space and interconnections is also desirable.

NOTE

This application note can be applied to any MCU (i.e., MC68332, MC68HC16Z1, etc.) containing queued serial peripheral interface (QSPI) circuitry.

The MC68332 lacks any direct analog-to-digital (A/D) conversion capabilities. This deficiency is easily and inexpensively remedied by connecting the QSPI to an external serial A/D converter.

This application note presents hardware and software examples detailing use of the QSPI with multichannel 8- and 10-bit A/D converters, specifically the MC145040 and the MC145050. It describes design methodology for obtaining maximum A/D throughput, using one or more A/D converters. It also discusses how to simultaneously use other peripherals with the QSPI and how to determine overall system performance.

A.2 Operation of the MC145040 and MC145050 Family A/D Converters

The following paragraphs give a brief overview of the Motorola serial A/D converters. For a more thorough treatment of the subject, refer to **Reference 3.** and **Reference 4.**

The MC145040, MC145041, MC145050, and MC145051 are low-cost, ratiometric, 11channel A/D converters. They are designed for connection to a microcomputer system with channel selection and conversion results being conveyed through a serial interface port. They require only 14 mW from a single 5-V power supply and yield \pm 1 LSB accuracy over the -40 to +125°C range. The reference voltage can be anywhere from +2.5 V to V_{DD}, and the analog input voltage may range from V_{SS} to V_{DD}.

The MC145050 and MC145051 are 10-bit converters; whereas, the MC145040 and MC145041 are 8-bit converters. The MC145040 and MC145050 use external clock sources to perform the conversion; the MC145041 and MC145051 use internal RC oscillators. The parts using external oscillators guarantee faster conversion rates because internal oscillator frequency must be limited to guarantee reasonable yield despite manufacturing tolerances. The remaining A/D converter description refers specifically to the MC145050 since it is the converter used in the examples presented.

Figure A-1 shows the pinout of the MC145050. It has 13 analog pins, consisting of 11 analog inputs, labeled AN0–AN11, and two voltage reference inputs, labeled V_{AG} (analog ground) and V_{REF} (positive reference voltage). Power is supplied through the V_{SS} and V_{DD} pins and is a nominal 5-V. The MC145050 requires an external clock to be supplied on the A/D CLK pin to regulate the data conversion.

Channel selection and conversion results are transferred through the digital serial communication pins. A serial transfer synchronizing clock must be fed into the SCLK input pin when the chip-select (\overline{CS}) pin is driven low. The address to be converted is serially transmitted into the DIN pin, and the conversion results are serially shifted out the DOUT pin.

The MC145050 is designed to be used in conjunction with multiple serial devices on a common bus; consequently, the DOUT pin is driven only when \overline{CS} is asserted. The serial protocol employed is Motorola SPI, which is compatible with the National Semi-conductor Microwire^a system and the Texas Instrument TMS370 series SPI units. The Motorola queued serial module (QSM) also contains a QSPI that efficiently implements this protocol.



Figure A-1 MC145050 Pinout

A.3 Fundamentals of QSPI Operation

The following paragraphs give a brief overview of the QSPI as it applies to the examples that are presented. A more detailed description of the QSPI is contained in Section 5 of *MC68332 User's Manual* (see **Reference 2.**).

The QSPI is an intelligent, synchronous serial interface with a 16-entry, full-duplex queue. It can continuously scan up to 16 independent peripherals and maintain a queue of the most recently acquired information with no central processor unit (CPU)

intervention. It features variable word lengths, programmable chip selects, and selectable data/clock phase relationship. The baud rate and the delay between transfers are also programmable. The QSPI has a maximum transfer speed of one-fourth the MC68332 system clock speed.

Since the QSPI is capable of operation as a master or as a slave, all pins are bidirectional. **Figure A-2** shows a typical master mode configuration. The slave peripherals are selected via the peripheral chip-select pins, PCS[0:3], and the serial clock is provided by the SCK pin. QSPI output data is presented on the master out slave in (MOSI) pin, and input is taken from the master in slave out (MISO) pin.



Figure A-2 Master Mode Representation of the QSPI

One of the most powerful elements of the QSPI is its queue. **Figure A-3** depicts the structure of the QSPI queue RAM. The queue may contain up to 16 entries, each consisting of a transmit word, a receive word, and a command control byte. The transmit and receive words are from 8 to 16 bits long and are LSB justified. For any given queue entry, the transmit and receive words are the same length.



Figure A-3 Organization of the QSPI Ram

An important subset of the queue RAM is the command control RAM. Figure A-4 shows a breakdown of a single command control byte, and Figure A-5 depicts a basic QSPI master mode timing diagram. The control byte allows the programmer to customize each serial transfer to the specific needs of the targeted peripheral. Chip-select patterns are stored in the PCS[0:3] bit fields of each applicable control byte and are driven onto the chip-select pins when the specified transfer begins. If set, the continue (CONT) bit allows the QSPI to continue driving the programmed chip-select value until the beginning of the next transfer. This procedure has the effect of concatenating multiple serial transfers to a single peripheral and allowing more than 16 bits per exchange. If the CONT bit is clear, a user-defined default value is driven onto the chipselect pins between serial transfers.



Figure A-4 Command Control Byte

The PCS to SCK delay (DSCK) and delay after transfer (DT) bits enable user-defined delays before and after the specified transfer. If DSCK is set, the first clock following the chip-select assertion is delayed by a user-specified amount of time. Otherwise, the first clock pulse is delayed one-half of an SCK period. This delay is necessary because some peripherals require a relatively long period of time to respond.





A-4

If DT is set, a user-specified delay elapses before the next serial transfer is begun. Otherwise, the QSPI executes the next transfer as soon as possible (approximately 1 ms when the MC68332 operates at 16.778 MHz). This delay is useful if a peripheral needs time to perform a function that affects subsequent serial transfers. One example might be to wait for an A/D converter to perform a conversion.

The remaining element in the control byte is the bits per transfer enable (BITSE) bit. If BITSE is set, the transfer length is a user-specified value, ranging from eight to 16 bits. If BITSE is cleared, the transfer length will default to eight bits.

Figure A-6 represents a programmer's model of the QSPI. The QSM data direction register (QDDR) determines whether a given QSPI pin is an input or an output. When read, the QSM port data register (QPDR) provides the logic level present on a QSM input pin or the data latched in an output pin. When written, the write data is latched into the output register. The QSM pin assignment register (QPAR) controls whether a pin is to be controlled by the QSPI or is to function as a general-purpose I/O pin.

Serial peripheral control register 0 (SPCR0) specifies six different functions. The master/slave mode select (MSTR) bit, if set, causes the QSPI to operate as the controller of the SPI transfer. The wired-OR mode for QSPI pins (WOMQ) bit, if set, causes all QSPI outputs to function in an open-drain mode, requiring external pull-up resistors. The bits per transfer (BITS) field allows the programmer to specify the number of bits in a non-default transfer (used if BITSE is set). The clock polarity (CPOL) bit determines the polarity of the SCK output, and the clock phase (CPHA) bit dictates the data's phase relationship to the SCK. The serial clock baud rate (BAUD) field determines the QSPI SCK frequency, from 33 kHz to 4.2 MHz (with the MC68332 system clock frequency at 16.778 MHz).

Serial peripheral control register 1 (SPCR1) specifies three different functions. Setting the QSPI enable (SPE) bit causes the QSPI to begin operation; clearing SPE causes operation to stop immediately. SPE is automatically cleared by the QSPI when it completes all specified transfers. The DSCKL field allows the programmer to set the non-default delay before SCK (used if DSCK is set). The DTL field controls the non-default delay after the transfer is completed (used if DT is set).

Serial peripheral control register 2 (SPCR2) specifies five queue control functions. The new queue pointer value (NEWQP) field determines which queue entry is to be transferred first. More queue entries are sequentially transferred until the entry specified by the ending queue pointer (ENDQP) field is completed. If the wrap enable (WREN) bit is set, transfers continue either at queue entry 0 or at the entry specified by the NEWQP field. The point the queue wraps to (entry 0 or NEWQP) is determined by the wrap to (WRTO) bit. The SPI finished interrupt enable (SPIFIE) bit is an interrupt enable. If set, an interrupt will be generated upon completion of the queue entry specified by the ENDQP field.



NOTE: Shading denotes not used area.

Figure A-6 QSPI Programmer's Model

Serial peripheral control register 3 (SPCR3) controls self-test and program debug functions, which will not be discussed in this application note. The serial peripheral status register (SPSR) contains two status fields of importance for this application. The completed queue pointer (CPTQP) field contains the queue entry number that was most recently completed. The QSPI finished flag (SPIF) bit is set when the CPTQP matches the ENDQP, which indicates that the specified queue has been completed and the QSPI has either shut down or wrapped to the designated point.

A.4 Basic System Implementation

The schematic diagram shown in **Figure A-7** depicts the basic minimal serial A/D data acquisition system. The only extraneous logic required for this system is the 2 MHz oscillator. The oscillator can be used to supply a number of other peripheral devices as well as additional A/D converters. Also, the oscillator can be eliminated entirely, and an MC145051 can be used in place of the MC145050; however, the speed of the conversions would be reduced.



Figure A-7 Basic Serial A/D Data Acquisition System

The timing diagram (see **Figure A-8**) shows significant events on the pins of the MC145050. This timing sequence corresponds to the timing sequence illustrated in Figure 9 of **Reference 4.** Although not the fastest method for sampling the A/D converter, this timing sequence allows efficient use of the MC145050 on a bus in conjunction with other peripherals. During A/D conversion, the QSPI can select and exchange data with another device, maximizing overall serial bandwidth. The timing for 10-clock transfer not using \overline{CS} may be slightly faster, but if it is used with other peripherals, the QSPI must wait for the conversion to be completed.

For successful operation, power supply decoupling and wiring should be carefully considered. The 0.1 mF decoupling capacitor should be placed as close as possible to the V_{DD} and V_{SS} pins. A nearby decoupling capacitor is also needed between the V_{REF} and V_{AG} pins. Separate lines should be run to the V_{REF} and V_{AG} inputs since any cur-

rent drain will cause IR voltage drop in the traces. If an active IC is being powered by the same trace, the switching current transients can cause enormous errors.

As the timing diagram shows, the MC145050 requires valid data on the DIN pin during the rising edge of SCK. The data is allowed to change on the falling edge of SCK. This determines the clock polarity and phase values that need to be programmed into the QSPI (CPOL = 0, CPHA = 0).



Figure A-8 MC14050 Conversion and Transfer Timing

A.5 Timing Considerations

One factor determining overall system speed is the source impedance of the signal being measured. The impedance limits the maximum SCK clock frequency because the SCK frequency is what determines the actual sample interval. For more information on source impedance effect on clock frequency, refer to **Reference 4.** A source impedance of less than 1000 ohms is assumed so that sample interval is not a constraint.

Calculate the maximum SCK frequency according to the following procedures. According to **Reference 4.**, the minimum SCLK pulse high and low widths (t_{wh}, t_{wl}) are both 190 ns, the maximum propagation delay from SCK to DOUT (t_{PHL}, t_{PLH}) is 240 ns, and the minimum setup time from DIN to SCK $(t_{su}$.A/D) is 100 ns.

Assuming a QSPI minimum data setup time (t_{su} .Q, MISO to SCK) of 10 ns, to meet QSPI input data timing requirements, the minimum clock pulse width is the greater of ($t_{PLH} + t_{su}$.Q) or ($t_{PHL} + t_{su}$.Q). This yields 250 ns.

Assuming a QSPI maximum data delay time (t_{dd} .Q, SCK to MOSI) of 10 ns, to meet MC145050 input data timing requirements, the minimum clock pulse width is the greater of t_{wh} , t_{wl} , or (t_{dd} .Q + t_{su} .A/D). This figure is 190 ns.

Data hold times on both the QSPI and the MC145050 are too minimal to present a problem, since data is not allowed to change until one-half SCK period after the latch is triggered. The minimum SCK period must be twice the largest minimum clock pulse width since the QSPI generates a symmetrical SCK waveform. This number is 500 ns, indicating a maximum SCK frequency of 2 MHz. The MC68332 will be clocked at a system clock frequency of 16 MHz, allowing an SCK frequency of exactly 2 MHz. The BAUD field value can be found from the following equation:

BAUD = system clock frequency / (2 * desired SCK frequency)

Therefore, the BAUD field should be programmed to

BAUD = [16 MHz / (2 * 2 MHz)] = 4

Another parameter that must be determined is the minimum time that must elapse between asserting the MC145050 CS pin and providing the first SCK pulse. According to **Reference 4.**, the maximum propagation delay from \overline{CS} to DOUT driven (t_{PZL} , t_{PZH}) is 2 A/D CLKs + 300 ns. Assuming a QSPI input data setup time of 10 ns and an A/D CLK frequency of 2 MHz, the total delay must be at least 10 + 300 + (2 * 500) = 1.31 ms. A minimum setup time from \overline{CS} to SCK (t_{su}) is 2 A/D CLKs + 425 ns. Since this value is 1.425 ms and is the larger value, the DSCKL field in QSPI SPCR1 must be programmed to provide at least this amount of delay. The MC68332 User's Manual (see **Reference 2.**) states the formula for DSCKL as follows:

delay time = DSCKL / system clock frequency

Solving for DSCKL gives

Rounding up to the nearest whole delay, there are 23 DSCKL units for a total delay of 1.4375 ms. Also, the DSCK bit must be set in each command control byte that governs a transfer to the MC145050; otherwise, the standard delay of one-half SCK period will be used (in this case, 250 ns).

For a successful conversion to occur, a delay of 44 A/D CLKs must elapse from the last falling edge of SCK to the next assertion of \overline{CS} . The QSPI always provides a one-half SCK delay after the last SCK edge before the \overline{CS} pins change state. The delay time before the next \overline{CS} assertion must then be

(44 * 500 ns) - 250 ns = 21.75 ms

The equation for delay between transfers is

delay time = (32 * DTL) / system clock frequency

thus, it follows that

QSM AN1062: USING THE QSPI FOR ANALOG DATA AQUISITION MOTOROLA REFERENCE MANUAL A-9 DTL = (system clock frequency * delay time) / 32

therefore,

DTL = $((16 * 10^{6}) \text{ Hertz } * (21.75 * 10^{-6}) \text{ seconds}) / 32$ DTL = 10.88 which rounds up to 11

Plugging DTL = 11 into the original equation gives an actual delay of 22 ms.

A.6 QSPI Initialization and Operation

Since the fastest throughput is possible when using 10-bit transfers, the BITS field in SPCR0 must be set to ten. Additionally, the BITSE bit must be set in each command control byte associated with a transfer to the MC145050.

To simplify the example, assume conversions are only wanted from A/D channels 3, 4, and 6. Those channels will be sampled repeatedly, and each channel will have a separate fixed memory address where the most recently acquired result will always be available to the CPU. The WREN bit in SPCR2 and the first three queue entries will be used. The transmit RAM must contain the A/D multiplexer address to be converted, and the receive RAM will hold the conversion results.

Figure A-9 is an assembly language listing showing how the QSPI is configured to perform the stated functions. The first portion of the program is definitions, followed by initialization. The QSPI is then activated. The program waits until all conversions have been performed once before utilizing the results.

Figure A-10 shows the setup and operation of the queue RAM in this example. It is important to note that the conversion data requested by one queue entry is not shifted out until the next transfer; thus, the data is stored in the receive RAM corresponding to the latter transfer. Also, the very first transfer of output data from the A/D converter is invalid and should be ignored. This issue can be handled by simply waiting a known amount of time (until the first result has been updated).

Using a different approach, start the queue from entry F and then transfer and loop on entries 0, 1, and 2. Queue entry F executes once; whereas, entries 0-2 will repeat indefinitely, causing the invalid data word from the A/D converter to be stored in unused RAM (associated with queue entry F). After SPIF in the SPSR is set, all A/D result locations will contain valid data. From then on, the CPU merely reads the latest A/D results from their fixed locations, effectively making the serial A/D converter appear to the CPU as a parallel, memory-mapped peripheral. Having fixed locations for each channel's result allows the programmer to equate them with sensor names, making software easier to write and maintain (especially when compared to serial systems funneling all results through a single receive register).

The example in **Figure A-9** shows an interrupt service routine which will generate a warning if fuel pressure drops below a specific level. To cancel the warning, the pressure must increase above a second threshold. Similarly, a heating element is controlled to maintain an operator-specified temperature within a given range. Finally, an

unknown voltage is measured, scaled into millivolts, then displayed on an LED readout. Again, note that the CPU just reads the latest conversion results.

The total time to complete the entire queue is calculated as follows:

time per entry	=	(no. of bits * SCK period) + DSCKL period + DTL period
	=	(10 * 500 ns) + 1.4375 ms + 22 ms
	=	28.4375 ms
time per wrap	=	(no. of entries) * time per entry
	=	3 * 28.4 ms
	=	85.3 ms
		In the sector fraction of the sector is the sector of the

The age of the oldest result is calculated as follows:

maximum age	=	[time per entry * (no. of entries + 1)] + sample time
sample time	=	6 * SCK period = 6 * 500 ns = 3 ms
maximum age	=	[28.4 ms * (3 + 1)] + 3 ms = 116.75 ms

The maximum-age equation accounts for the fact that the analog level may change while sampling, conversion, and transfer occurs. If the sample time is not considered, the oldest data is simply the sum of the time per wrap and the time per entry because the A/D result data always emerges on the transfer following the transfer requesting the conversion.

A.7 Other Useful Concepts

If the QSPI is to be used to control another peripheral in addition to an A/D converter, it may be advisable to interleave the transfers to the two peripherals. Interleaving can improve the overall serial transfer rate (queue entries per second) by constructively utilizing the time ordinarily wasted waiting for a conversion.

If faster data acquisition is necessary, this concept can also apply to a second A/D converter. The conversion workload must be split between the two A/D converters so that one is sampling while the other is converting, reducing the average time between conversions from 28.4 ms to 14.2 ms. If three A/D converters are employed, the time drops to 9.5 ms. If a fourth A/D converter is used, the total acquisition time is reduced to the theoretical minimum value, 7.5 ms. The theoretical minimum is the sum of the transfer time (5 ms), the minimum DSCK time (1.4375 ms), and the minimum delay after transfer (1.0625 ms).

Another useful feature of the QSPI is the ability to support subqueues. Subqueues are formed when the normal queue execution sequence is altered to perform a special task. Often, the special task needs attention as soon as possible. Afterward, it is usually desirable to resume execution of the previously defined queue.

An example would be the continuous scanning of three A/D converter channels (as previously described), but upon detection of an interrupt, quickly setting an output port to a given value. After the output data is transferred, the QSPI should continue scanning the three A/D channels. This operation is easy due to the branching capability of

the QSPI. While the QSPI is operating, writing to the NEWQP field (lower byte of SPCR2) will cause the QSPI to complete the transfer already in progress, then execute the transfer specified by NEWQP. Normal operation (transferring queue entries in sequence) continues from the point indicated by NEWQP. If a new ENDQP value is also written, its value is used to determine the end of the queue. There is no implicit return mechanism, but if the queue is properly structured, the original operation will resume automatically.

Figure A-9 shows the queue structure and operation flow that demonstrates this capability. Assuming the QSPI is already in operation (scanning A/D channels 3, 4, and 6) when the interrupt arrives, the software merely sets up the QSPI RAM associated with the special event, then writes \$0E to the lower byte of SPCR2. This procedure causes the QSPI to complete the present transfer, then transfer queue entries E and F. Since ENDQP is still two, the QSPI will then transfer entries 0, 1, and 2, then wrap back to entry 0. The software never has to modify any control registers or respond to QSPI interrupts because the original queue is resumed automatically. For minimum latency, the program should initialize the control RAM (and the transmit RAM, if possible) for the special operation before the operation is to occur to initiate the subqueue transfer.

A.8 References

The following are resources which contain further information on the topics discussed in this application note.

- 1. Harman, Thomas L. *The Motorola MC68020 and MC68030 Microprocessors: Assembly Language, Interfacing, and Design.* Englewood Cliffs, NJ: Prentice-Hall, 1989.
- 2. MC68332 User's Manual (MC68332 UM/AD). Motorola, Inc., 1990.
- 3. 8-Bit A/D Converters with Serial Interface (MC145040/D). Motorola, Inc., 1990.
- 4. 10-Bit A/D Converters with Serial Interface (MC145050/D). Motorola, Inc., 1990.

	******	******	*****
	*******	*******	***********
	*	Example	showing use of OSPI to control 3 A/D conversions
	*	1	
	*	All timi	ng numbers assume system clock frequency of 16.000 MHz
	*******	******	*****
	*******	* * * * * * * * *	**************************************
	******	* * * * * * * * *	*****
	*		
	* * * * * *	QSPI bit	definitions (just what's needed for this example)
	*		
0000080	CONT	EQU	\$80 control RAM structure
00000040	BITSE	EOU	\$40
0000020	DT	EOU	\$20
0000010	DSCK	EOU	\$10
0000008	PCS3	EOU	\$08
0000004	DCS2	FOII	\$04
00000002	DCS1	FOU	\$02
00000002	DCSU	EQU	¢01
00000001	*	EQU	201
0000008	REGCSO	FOU	\$08 OPDR, OPAR, ODDR
0000004	SCK	FOU	\$04
00000002	MOST	FOU	\$02
00000002	MICO	EQU	¢01
0000001	*	EQU	201
00008000	MSTR	EOU	\$8000 SPCR0
00000400	BITS	EOU	\$400
	*	-2-	+
00008000	SPE	EOU	\$8000 SPCR1
00000100	DSCKL	EOU	\$100
	*	~ -	
00004000	WREN	EOU	\$4000 SPCR2
00000100	ENDO	EOU	\$100
	*	~	
0000080	SPIF	EQU	\$80 SPSR
	*		
	* * * * * *	QSPI reg	ister addresses
	*		
fffffc14	QPDRW	EQU	\$FFFFFC14 QPDR as aligned WORD
fffffc18	SPCR0	EQU	\$FFFFFC18 control register 0
fffffclc	SPCR2	EQU	\$FFFFFC1C control register 2
fffffclf	SPSR	EQU	\$FFFFFC1F QSPI status register
	* * * * * *	Control	register initialization values
	*	00110101	
	* QPDR, QP	AR, QDDR	
	*	-	
0000008	INQPDR	EQU	REGCS0 PCS0 default value 1
000000F	INQPAR	EQU	REGCS0+SCK+MOSI+MISO pins assigned to QSPI
000000E	INQDDR	EQU	REGCS0+SCK+NOSI QSPI output pins
00080f0E	INQPORT	EQU	INQPDR*\$100+INQPAR*\$100+INQDDR form into a LONG WORD
	*		

Figure A-9 Use of QSPI to Control A/D Conversions - 2 MHz A/D (Sheet 1 of 4)

		* SPCR0,	SPCR1					
0000a804 0000970B a804970B		* INQS0 INQS1 INQS01 *	EQU EQU EQU	10*BITS+MST 23*DSCKL+SP INQSO*\$1000	R+4 master, 10 E+11 start QSP O+INQS1 form i	bits, CPOL,CPHA=0,0, baud=2MHz I, DSCK=1.4375 uS, DTL=22 uS nto long word		
		* * SPCR2,	SPCR3					
		*						
0000420F		INQS2	EQU	2*ENDQ+WREN	+\$F wrap, endq	f = \$2, newq = $$F$		
420£0000		INQS3 INQS23 *	EQU	EQU \$0000 nothing special, same as RESET state EQU INQS2*\$10000+INQS3 form into long word				
		* * * * * *	OSPI RA	AM addresses a	nd initializat	ion values		
		*	~-					
ffffD20		TXRAM0	EQU	\$FFFFFD20 t:	ransmit RAM, e	ntry 0		
ffffD24		TXRAM2	EQU	\$FFFFFD24 t:	ransmit RAM, e	ntry 2		
fffffD3E		TXRAMF	EQU	\$FFFFFD3E t:	ransmit RAM, e	ntry F E		
fffffD40		CRAMO	EOU	SFFFFFD40 c	ontrol RAM. en	try 0		
fffffD4F		CRAMF *	EQU	\$FFFFFD4F c	ontrol RAM, en	try F		
		* * * * * * * * *	******	* * *				
		*	QSPI RH	CEIVE RAM *				
		*******	******	***				
		*	entry #	ŧ 				
fffffD00		FUELPS1	EOU	\$FFFFFD00	0	OSPI location of A/D pressure result		
fffffD02		TEMP	EQU	\$FFFFFD02	1	QSPI location of A/D temperature result		
ffffD04		VOLTAGE	EQU	\$FFFFFD04	2	QSPI location of A/D voltage result		
		*						
		*						
		********	******	* * * * * * * * * * * * * * * *	* * * * * * * * * * * * * * * *	**		
		* *******	QSPI TH	RANSMIT RAM IN	ITIALIZATION C	CONSTANTS * **		
		*						
					TXQ entry	sensor		
00000000	TXR0	EQU	3*64	A/D channel	3 address0	temperature		
00000100	TXR1	EQU	4*64	A/D channel	4 address1	voltage		
00000180	TXR2	EQU	6*64	A/D channel	6 address2	pressure		
00000180	TXRF	* EQU *	6*64	A/D channel	6 addressF	pressure		
00000100		TXR01	EQU	TXR0*\$10000	+TXRlform into	a LONG WORD		
		*	multipl	ly A/D address	by 64 to put	the LSB into bit 6 of the 10-bit transfer		
		*	(MSB of	the 4-bit A/	D address will	be MSB of 10-bit transfer)		
		*	NOUR			the subscription on N/D sharped 2		
		*	the tr	ransmit queue	entry U reque	t will be returned into receive		
		*	RAM in	mperature Sells	The A/D regul	it always gets transmitted		
		*	on the	A/D transfer	following its	request.		
		*				- Turne		

Figure A-9 Use of QSPI to Control A/D Conversions - 2 MHz A/D (Sheet 2 of 4)

OSPT CONTROL RAM INITIALIZATION CONSTANTS ***** * EQU BITSE+DSCK+DT10-bits, both delays - same for all transfers 00000070 CRXB EQU CRXB*\$100+CRXBform into a WORD EQU CRXW*\$10000+CRXWform into a LONG WORD 00007070 CRXW 70707070 CRXL * * * * * * Misc. * VREFEQU5000VREF is 5000 millivoltsSETPTEQU\$4000address of temperature setpoint variable 00001388 00004000 VARIABLE * ******************QSPI initialization and startup 00005000 ORG \$5000 * * Initialize QSPI TRANSMIT RAM * 00005000 21FC 00 C0 0100 STARTMOVE.L -TXR01,TXRAMOentries 0, 1 FD20
 UUUU5008 31FC 0180 FD24
 MOVE.W -TXR2,TXRAM2 entry 2

 0000500e 31FC 0180 FD E
 MOVE.W -TXRF,TXRAMF entry F

 *
 *
 * Initialize QSPI CONTROL RAM 00005014 21FC 70 70 70 70 MOVE.L -CRXL,CRAMO entries 0, 1, 2, 3 (3 is superfluous) FD40 0000501c 11FC 00 70 FD 4F MOVE.B -CRXB,CRAMF entry F * Initialize QSPI control registers, START transfers 00005022 21FC 00 08 0F 0E MOVE.L #INQPORT,QPDRWsetup QPDR, QPAR, QDDR FC14 0000502a 21FC 420F 0000 MOVE.L #INOS23,SPCR2 setup SPCR2, SPCR3 FC1C 970B MOVE.L #INQS01,SPCR0 setup SPCR0, SPCR1, start QSPI. 00005032 21FC A804 FC18 * * BTST.B #7,SPSR wait until a valid conversion result BEQ.B WAIT is available for all channels 0000503a 0838 0007 FC1F WAIT 00005040 67f8 * * All data available, continue on to main program. * ***** The following code could be periodically executed in response to a real-time interrupt. The interrupt could even be generated by the QSPI, upon completion of each queue. 00005042 303c 0117 INTSRV MOVE.W #279,D0 load constant for minimum fuel pressure 00005046 B078 FD00 CMP. W FUELPSI, D0 test if A/D pressure result is below minimum 0000504a 6504 BCS.B CHKRCV

Figure A-9 Use of QSPI to Control A/D Conversions 2 MHz A/D (Sheet 3 of 4)

0000504C 0000504C	6146 600C		*	BSR.B BRA.B	LOPRESS CHKTEMP	generate fuel pressure warning speeds up interrupt service routine
00005050 00005054 00005058	303C 0 B078 F 6202	145 D00	CHKRCV	MOVE.W CMP.W BHI.B	#325,D0 FUELPSI,D0 CHKTEMP	constant for recovered fuel pressure test if A/D pressure result is above minimum
0000505A	6138		*	BSR.B	PRESSOK	cancel fuel pressure warning
			* * * *	The foll a temper	owing code seg ature using a	gment will control 5 count deadband.
0000505c 00005060 00005062 00005066	3038 4 5B40 B078 F 6508	:000 102	CHKTEMP *	MOVE.W SUBQ.W CMP.W BCS.B	SETPT,D0 #5,D0 TEMP,D0 OK1	get temperature setpoint compute lower threshold compare with A/D result branch if actual temp. is above threshold
00005068 0000506c 00005070 00005074 00005076 0000507a	6100 0 6000 0 3038 4 5A40 B078 F 6204	02A 01 000 2002	OK1	BSR BRA MOVE.W ADDQ.W CMP.W BHI.B	HEATON DOVOLTS SETPT,D0 #5,D0 EMP,D0 DOVOLTS	activate heater speeds up interrupt service routine get temperature setpoint compute upper threshold compare with A/D result branch if actual temp. is below threshold
0000507c	6100 0	016	* * *	BSR The foll	HEATON owing code see	activate heater gment will measure voltage on le the result into millivolts
			*	n, D chan		ie ene rebaie into millivoreb.
00005080 00005084 00005088 0000508a 0000508c 0000508e 00005090	303C 1 C0f8 F E088 E488 4241 D141 6102	388 D04	DOVOLTS	MOVE.W MULU.W LSR.L LSR.L CLR.W ADDX.W BSR.B	#VREF,D0 VOLTAGE,D0 #8,D0 #2,D0 D1 D1,D0 D1SPV	<pre>load scale numerator (VREF = 5000 mV) multiply by A/D channel 4 conversion result divide by 256 divide by 4 (total of divide by 1024) round for maximum accuracy, result in D0 display voltage on a digital readout</pre>
00005092	4E73		*	RTE		return from interrupt service routine
00005094 00005094 00005094 00005094 00005094 00005094	4E75		* LOPRESS PRESSOK HEATON HEATOFF DISPV *	EQU * EQU * EQU * EQU * EQU * RTS		dummy subroutines
			* 0 Error(s) 0 Warning(s)		

Figure A-9 Use of QSPI to Control A/D Conversions 2 MHz A/D (Sheet 4 of 4)

QUEUE ENTRY NUMBER		TRAN (ADDR	ISMIT RAM)CONTENTS	(A	CONTROL RAM DDR) CONTENTS	RECEIVE RAM (ADDR)CONTENTS		
	0	(FFFD20,1) A/I	D MUX. ADDR. 3	(FFFD40) 1 0 BIT, D	SCK, DT ENABLES, PCS0 = 0	(FFFD00,1) A/D CHANNEL 6 RESULT		
	1	(FFFD22,3) A/I	D MUX. ADDR. 4	(FFFD41) 1 0 BIT, D	SCK, DT ENABLES, PCS0 = 0	(FFFD02,3) A/D CHANNEL 3 RESULT		
$ENDQP \rightarrow$	2	(FFFD24,5) A/I	D MUX. ADDR. 6	(FFFD42) 1 0 SIT, D	SCK, DT ENABLES, PCS0 = 0	(FFFD04,	5) A/D CHANNEL 4 RESULT	
	3	(X)	Х	(X)	Х	(X)	Х	
	4	(X)	Х	(X)	Х	(X)	Х	
	•		•		•		•	
	•		•		•		•	
	•		•		•		•	
	•		•		•		•	
	•		•		•		•	
	E	(X)	Х	(X)	Х	(X)	Х	
$NEWQP \to$	F	(FFFD3E,F) A/	D MUX. ADDR. 6	(FFFD4F) 10 BIT, D	SCK, DT ENABLES, PCSO 0	(FFFDI E,	F) A/D INVALID DATA	

X = DON'T CARE, UNUSED

ENTRY NUMBER		QSPI OPERATION FLOW	NOTE:
			WRTO = 0
START NEWQP \rightarrow	F	REQUEST A/D CHANNEL 6, GET UNDEFINED DATA	WREN = 1
	0	REQUEST A/D CHANNEL 3, GET CHANNEL 6 RESULT	NEWQP = F
	1	REQUEST A/D CHANNEL 4, GET CHANNEL 3 RESULT	ENDQP = Z
$ENDQP \rightarrow$	2	REQUEST A/D CHANNEL 6, GET CHANNEL 4 RESULT	
		← SET SPIF AFTER COMPLETION OF ENTRY #2	
	0	REQUEST A/D CHANNEL 3, GET CHANNEL 6 RESULT	
	1	REQUEST A/D CHANNEL 4, GET CHANNEL 3 RESULT	
	2	REQUEST A/D CHANNEL 6, GET CHANNEL 4 RESULT	
	0	REQUEST A/D CHANNEL 3, GET CHANNEL 6 RESULT	
	1	REQUEST A/D CHANNEL 4, GET CHANNEL 3 RESULT	
	2	REQUEST A/D CHANNEL 6, GET CHANNEL 4 RESULT	

Figure A-10 Example Queue Structure and Operation Flow

QUEUE ENTRY NUMBER		TRANSMIT RAM (ADDR)CONTENTS		CONTROL RAM (ADDR) CONTENTS			RECEIVE RAM (ADDR)CONTENTS	
	0	(FFFD20,1) A/D	MUX. ADDR. 3	(FFFD40) 10 BIT, D ENABLES, PCSO =	SCK, DT 0	(FFFD00,1) A/D (CHANNEL 6 RESULT
	1	(FFFD22,3) A/D	MUX. ADDR. 4	(FFFD41) 10 BIT, D ENABLES, PCSO =	SCK, DT 0	(FFFD02,3) A/D (CHANNEL 3 RESULT
$ENDQP \ \rightarrow$	IDQP \rightarrow 2 (FFFD24,5) A/D MUX. ADDR. 6		MUX. ADDR. 6	(FFFD42) 10 BIT DSCK, DT ENABLES, PCSO = 0			(FFFD04,5) A/D CHANNEL 4 RESULT	
	3	(X)	х	(X)	х	(X)	х
	4	(X)	Х	(X)	х	(X)	х
	•		•		•			•
	•		•		•			•
	•		•		•			•
			•		•			•
	D	(X)	х	(X)	Х	(X)	х
	E	(FFFD3C,D) OU	TPUT PORT DATA	(FFFD4E) 8 BIT, NO	DELAYS, PCS1 = 0	(FFFDIC,D) POR ⁻	T INPUT DATA
	F	(FFFD3E,F) A/D	MUX. ADDR. 6	(FFFD4F) 10 BIT DE ENABLES, PCS0=0	SCK, DT	C) (FFFD1E,F) LA DATA	ST A/D CHANNEL

X = DON'T CARE, UNUSED

ENTR	(NUM	BER QSPI OPERATION FLOW	NOTE: WRTO = 0
	•		WREN = 1
	•		INITIAL NEWQP = F
	•		ENDQP = 2
	1	REQUEST A/D CHANNEL 4, GET CHANNEL 3 RESULT	
$ENDQP \longrightarrow$	2	REQUEST A/D CHANNEL 6, GET CHANNEL 4 RESULT	
	0	REQUEST A/D CHANNEL 3, GET CHANNEL 6 RESULT	
	1	REQUEST A/D CHANNEL 4, GET CHANNEL 3 RESULT	- PRIMARY QUEUE
$ENDQP \longrightarrow$	2	REQUEST A/D CHANNEL 6, GET CHANNEL 4 RESULT	
	0	REQUEST A/D CHANNEL 3, GET CHANNEL 6 RESULT	
	1	REQUEST A/D CHANNEL 4, GET CHANNEL 3 RESULT	
WRITE NEWQP = E \longrightarrow	Е	TRANSFER TO PORT	
	F	REQUEST A/D CHANNEL 6, GET CHANNEL 4 RESULT	
NORMAL QUEUE RESUMES \longrightarrow	0	REQUEST A/D CHANNEL 3, GET CHANNEL 6 RESULT	
	1	REQUEST A/D CHANNEL 4, GET CHANNEL 3 RESULT	
$ENDQP \longrightarrow$	2	REQUEST A/D CHANNEL 6, GET CHANNEL 4 RESULT	
	0	REQUEST A/D CHANNEL 3, GET CHANNEL 6 RESULT	— PRIMARY QUEUE
	1	REQUEST A/D CHANNEL 4, GET CHANNEL 3 RESULT	
$ENDQP \longrightarrow$	2	REQUEST A/D CHANNEL 6, GET CHANNEL 4 RESULT	
	0	REQUEST A/D CHANNEL 3, GET CHANNEL 6 RESULT	

Figure A-11 Example Subqueue Structure and Operation Flow