DEVICE SPECIFICATIONS

NI 6368

X Series Data Acquisition: 2 MS/s/ch, 16 AI, 48 DIO, 4 AO

Français	Deutsch	日本語	한국어	简体中文
		ni.com/manual	S	

The following specifications are typical at 25 °C, unless otherwise noted. For more information about the NI 6368, refer to the *X Series User Manual* available at *ni.com/manuals*.

Analog Input

Number of channels	16 differential
ADC resolution	16 bits
DNL	No missing codes guaranteed
INL	Refer to the AI Absolute Accuracy section.
Sample rate	
Single channel maximum	2.00 MS/s
Minimum	No minimum
Timing resolution	10 ns
Timing accuracy	50 ppm of sample rate
Input coupling	DC
Input range	±1 V, ±2 V, ±5 V, ±10 V
Maximum working voltage for all ana	log inputs
Positive input (AI+)	±11 V for all ranges, Measurement Category I
Negative input (AI-)	±11 V for all ranges, Measurement Category I
Caution Do not use for me	easurements within Categories II, III, and IV.
CMRR (at 60 Hz)	75 dB
Bandwidth	1 MHz
THD	-80 dBFS



imped	

Device on				
AI+ to AI GND	$>$ 100 G Ω in parallel with 100 pF			
AI- to AI GND	$>$ 100 G Ω in parallel with 100 pF			
Device off				
AI+ to AI GND	2 kΩ			
AI- to AI GND	2 kΩ			
Input bias current	±10 pA			
Crosstalk (at 100 kHz)				
Adjacent channels	-80 dB			
Non-adjacent channels	-100 dB			
Input FIFO size	8,182 samples shared among channels used			
Data transfers	DMA (scatter-gather), programmed I/O			
Overvoltage protection for all analog input ch	nannels			
Device on	±36 V			
	±15 V			
Device off	±15 V			
Device off Input current during overvoltage conditions	±15 V ±20 mA max/AI pin			
Input current during overvoltage conditions Analog Triggers	±20 mA max/AI pin			
Input current during overvoltage conditions Analog Triggers Number of triggers	±20 mA max/AI pin			
Input current during overvoltage conditions Analog Triggers Number of triggers Source	±20 mA max/AI pin 1 AI <015>, APFI <0, 1>			
Input current during overvoltage conditions Analog Triggers Number of triggers	±20 mA max/AI pin			
Input current during overvoltage conditions Analog Triggers Number of triggers Source	±20 mA max/AI pin 1 AI <015>, APFI <0, 1> Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock			
Input current during overvoltage conditions Analog Triggers Number of triggers Source Functions	±20 mA max/AI pin 1 AI <015>, APFI <0, 1> Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock			
Input current during overvoltage conditions Analog Triggers Number of triggers Source Functions Source level	±20 mA max/AI pin 1 AI <015>, APFI <0, 1> Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase			
Input current during overvoltage conditions Analog Triggers Number of triggers Source Functions Source level AI <015>	±20 mA max/AI pin 1 AI <015>, APFI <0, 1> Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase ±Full scale			
Input current during overvoltage conditions Analog Triggers Number of triggers Source Functions Source level AI <015> APFI <0, 1>	±20 mA max/AI pin 1 AI <015>, APFI <0, 1> Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase ±Full scale ±10 V			
Input current during overvoltage conditions Analog Triggers Number of triggers Source Functions Source level AI < 015> APFI < 0, 1> Resolution	±20 mA max/AI pin 1 AI <015>, APFI <0, 1> Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase ±Full scale ±10 V 16 bits Analog edge triggering, analog edge triggering			
Input current during overvoltage conditions Analog Triggers Number of triggers Source Functions Source level AI <015> APFI <0, 1> Resolution Modes	±20 mA max/AI pin 1 AI <015>, APFI <0, 1> Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase ±Full scale ±10 V 16 bits Analog edge triggering, analog edge triggering			
Input current during overvoltage conditions Analog Triggers Number of triggers Source Functions Source level AI <015> APFI <0, 1> Resolution Modes Bandwidth (-3 dB)	±20 mA max/AI pin 1 AI <015>, APFI <0, 1> Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase ±Full scale ±10 V 16 bits Analog edge triggering, analog edge triggering with hysteresis, and analog window triggering			
Input current during overvoltage conditions Analog Triggers Number of triggers Source Functions Source level AI <015> APFI <0, 1> Resolution Modes Bandwidth (-3 dB) AI <015>	±20 mA max/AI pin 1 AI <015>, APFI <0, 1> Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase ±Full scale ±10 V 16 bits Analog edge triggering, analog edge triggering with hysteresis, and analog window triggering			

APFI <0, 1> characteristics

Input impedance	$10~\mathrm{k}\Omega$
Coupling	DC
Protection, power on	±30 V
Protection, power off	±15 V

Al Absolute Accuracy

Table 1. Al Absolute Accuracy

Nominal Range Positive Full Scale	Nominal Range Negative Full Scale	Residual Gain Error (ppm of Reading)	Offset Tempco (ppm of Range/°C)	Random Noise, σ (μVrms)	Absolute Accuracy at Full Scale (μV)
10	-10	95	35	252	2,498
5	-5	102	36	134	1,289
2	-2	102	42	71	528
1	-1	120	50	61	291



Note For more information about absolute accuracy at full scale, refer to the *AI* Absolute Accuracy Example section.

Gain tempco	8 ppm/°C
Reference tempco	5 ppm/°C
Residual offset error	15 ppm of range
INL error	46 ppm of range



Note Accuracies listed are valid for up to two years from the device external calibration.

Al Absolute Accuracy Equation

 $AbsoluteAccuracy = Reading \cdot (GainError) + Range \cdot (OffsetError) + NoiseUncertainty$

 $GainError = ResidualGainError + GainTempco \cdot (TempChangeFromLastInternalCal) + GainError = ResidualGainError + GainTempco \cdot (TempChangeFromLastInternalCal) + GainError + GainErr$ ReferenceTempco · (TempChangeFromLastExternalCal)

 $OffsetError = ResidualOffsetError + OffsetTempco \cdot (TempChangeFromLastInternalCal)$ +INLError

NoiseUncertainty = $\frac{\text{Random Noise} \cdot 3}{\sqrt{10,000}}$ for a coverage factor of 3 σ and averaging 10,000 points.

Al Absolute Accuracy Example

Absolute accuracy at full scale on the analog input channels is determined using the following assumptions:

- TempChangeFromLastExternalCal = 10 °C
- TempChangeFromLastInternalCal = 1 °C
- number_of_readings = 10,000
- $CoverageFactor = 3 \sigma$

For example, on the 10 V range, the absolute accuracy at full scale is as follows:

$$GainError = 95 \text{ ppm} + 8 \text{ ppm} \cdot 1 + 5 \text{ ppm} \cdot 10 = 153 \text{ ppm}$$

$$OffsetError = 15 \text{ ppm} + 35 \text{ ppm} \cdot 1 + 46 \text{ ppm} = 96 \text{ ppm}$$

Noise Uncertainty =
$$\frac{252 \,\mu\text{V} \cdot 3}{\sqrt{10,000}}$$
 = 7.6 μV

AbsoluteAccuracy =
$$10 \text{ V} \cdot (GainError) + 10 \text{ V} \cdot (OffsetError) + NoiseUncertainty = 2,498 \ \mu\text{V}$$

Analog Output

` i				
Number of channels	4			
DAC resolution	16 bits			
DNL	±1 LSB, max			
Monotonicity	16 bit guaranteed			
Accuracy	Refer to the AO Absolute Accuracy section.			
Maximum update rate (simultaneous)				
1 channel	3.3 MS/s			
2 channels	3.3 MS/s			
3 channels	3.3 MS/s			
4 channels	3.3 MS/s			
Minimum update rate	No minimum			
Timing accuracy	50 ppm of sample rate			
Timing resolution	10 ns			
Output range	$\pm 10 \text{ V}, \pm 5 \text{ V}, \pm \text{external reference on}$ APFI <0, 1>			
Output coupling	DC			
Output impedance	0.4 Ω			
Output current drive	±5 mA			

Overdrive protection	±25 V
Overdrive current	10 mA
Power-on state	±5 mV
Power-on/off glitch	1.5 V peak for 200 ms
Output FIFO size	8,191 samples shared among channels used
Data transfers	DMA (scatter-gather), programmed I/O
AO waveform modes	Non-periodic waveform, periodic waveform regeneration mode from onboard FIFO, periodic waveform regeneration from host buffer including dynamic update
Settling time, full-scale step, 15 ppm (1 LSB)	2 μs
Slew rate	20 V/μs
Glitch energy at midscale transition, ±10 V range	6 nV·s

External Reference

APFI < 0 1> characteristics

Range


Slew rate

THIT O, I CHARACTERISTICS	ii i v, i viiduotoristics				
Input impedance	10 kΩ				
Coupling	DC				
Protection, device on	± 30 V				
Protection, device off	± 15 V				

 $\pm 11 \text{ V}$

 $20\ V/\mu s$

Figure 1. Analog Output External Reference Bandwidth



AO Absolute Accuracy

Absolute accuracy at full-scale numbers is valid immediately following self calibration and assumes the device is operating within 10 °C of the last external calibration.

Table 2. AO Absolute Accuracy

Nominal Range Positive Full Scale	Nominal Range Negative Full Scale	Residual Gain Error (ppm of Reading)	Gain Tempco (ppm/°C)	Reference Tempco (ppm/°C)	Residual Offset Error (ppm of Range)	Offset Tempco (ppm of Range/ °C)	INL Error (ppm of Range)	Absolute Accuracy at Full Scale (µV)
10	-10	110	17	5	65	1	64	3,066
5	-5	117	8	5	65	1	64	1,526



Note Accuracies listed are valid for up to two years from the device external calibration.

AO Absolute Accuracy Equation

 $AbsoluteAccuracy = OutputValue \cdot (GainError) + Range \cdot (OffsetError)$

 $GainError = ResidualGainError + GainTempco \cdot (TempChangeFromLastInternalCal) +$ $ReferenceTempco \cdot (TempChangeFromLastExternalCal)$

 $OffsetError = ResidualOffsetError + OffsetTempco \cdot (TempChangeFromLastInternalCal)$ + INLError

Digital I/O/PFI

Static Characteristics

Number of channels	48 total, 32 (P0.<031>, 16 (PFI <07>/P1, PFI <815>/P2)		
Ground reference	D GND		
Direction control	Each terminal individually programmable as input or output		
Pull-down resistor	$50 \text{ k}\Omega$ typical, $20 \text{ k}\Omega$ minimum		
Input voltage protection	±20 V on up to two pins		



Caution Stresses beyond those listed under the Input voltage protection specification may cause permanent damage to the device.

Waveform Characteristics (Port 0 Only)

Terminals used	Port 0 (P0.<031>)
Port/sample size	Up to 32 bits
Waveform generation (DO) FIFO	2,047 samples
Waveform acquisition (DI) FIFO	255 samples
DI Sample Clock frequency	0 to 10 MHz, system and bus activity dependent
DO Sample Clock frequency	
Regenerate from FIFO	0 to 10 MHz
Streaming from memory	0 to 10 MHz, system and bus activity dependent
Data transfers	DMA (scatter-gather), programmed I/O
Digital line filter settings	160 ns, 10.24 μs, 5.12 ms, disable

PFI/Port 1/Port 2 Functionality

Functionality	Static digital input, static digital output, timing input, timing output
Timing output sources	Many AI, AO, counter, DI, DO timing signals
Debounce filter settings	90 ns, 5.12 µs, 2.56 ms, custom interval, disable; programmable high and low transitions; selectable per input

Recommended Operating Conditions

Input high voltage (V _{IH})	
Minimum	2.2 V
Maximum	5.25 V
Input low voltage (V _{IL})	
Minimum	0 V
Maximum	0.8 V
Output high current (I _{OH})	
P0.<07>	-24 mA maximum
PFI <015>/P1/P2	-16 mA maximum
Output low current (I _{OL})	
P0.<07>	24 mA maximum
PFI <015>/P1/P2	16 mA maximum
Digital I/O Characteristic	S
Positive-going threshold (VT+)	2.2 V maximum
Negative-going threshold (VT-)	0.8 V minimum
Delta VT hysteresis (VT+ - VT-)	0.2 V minimum

-10 μA maximum

250 μA maximum

 I_{IL} input low current ($V_{IN} = 0 \text{ V}$)

 I_{IH} input high current ($V_{IN} = 5 \text{ V}$)

Figure 2. P0.<0..31>: I_{OH} versus V_{OH}





Figure 3. P0.<0..31>: I_{OL} versus V_{OL}







Figure 5. PFI <0..15>/P1/P2: I_{OL} versus V_{OL}



General-Purpose Counters

Number of counter/timers	4
Resolution	32 bits

Counter measurements	Edge counting, pulse, pulse width, semi-period, period, two-edge separation
Position measurements	X1, X2, X4 quadrature encoding with Channel Z reloading; two-pulse encoding
Output applications	Pulse, pulse train with dynamic updates, frequency division, equivalent time sampling
Internal base clocks	100 MHz, 20 MHz, 100 kHz
External base clock frequency	0 MHz to 25 MHz; 0 MHz to 100 MHz on PXIe_DSTAR <a,b></a,b>
Base clock accuracy	50 ppm
Base clock accuracy Inputs	50 ppm Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down, Sample Clock
	Gate, Source, HW_Arm, Aux, A, B, Z,
Inputs	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down, Sample Clock Any PFI, PXIe_DSTAR <a,b>, PXI_TRIG, PXI_STAR, analog trigger, many internal</a,b>

Frequency Generator

Number of channels	1
Base clocks	20 MHz, 10 MHz, 100 kHz
Divisors	1 to 16
Base clock accuracy	50 ppm

Output can be available on any PFI terminal.

Phase-Locked Loop (PLL)

1 Number of PLLs

Table 3. Reference Clock Locking Frequencies

Reference Signal	PXI Express Locking Input Frequency (MHz)
PXIe_DSTAR <a,b></a,b>	10, 20, 100
PXI_STAR	10, 20

Table 3. Reference Clock Locking Frequencies (Continued)

Reference Signal	PXI Express Locking Input Frequency (MHz)
PXIe_CLK100	100
PXI_TRIG <07>	10, 20
PFI <015>	10, 20

Output of PLL 100 MHz Timebase; other signals derived from 100 MHz Timebase including 20 MHz and 100 kHz Timebases

External Digital Triggers

Source	Any PFI, PXIe_DSTAR <a,b>, PXI_TRIG, PXI_STAR</a,b>
Polarity	Software-selectable for most signals
Analog input function	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Convert Clock, Sample Clock Timebase
Analog output function	Start Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase
Counter/timer functions	Gate, Source, HW_Arm, Aux, A, B, Z, Up_Down, Sample Clock
Digital waveform generation (DO) function	Start Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase
Digital waveform acquisition (DI) function	Start Trigger, Reference Trigger, Pause Trigger, Sample Clock, Sample Clock Timebase

Device-to-Device Trigger Bus

Input source	PXI_TRIG <07>, PXI_STAR, PXIe_DSTAR <a,b></a,b>
Output destination	PXI_TRIG <07>, PXIe_DSTARC
Output selections	10 MHz Clock, frequency generator output; many internal signals
Debounce filter settings	90 ns, 5.12 μs, 2.56 ms, custom interval, disable; programmable high and low transitions; selectable per input

Bus Interface

Form factor	x1 PXI Express peripheral module, specification rev 1.0 compliant
Slot compatibility	x1 and x4 PXI Express or PXI Express hybrid slots
DMA channels	8, can be used for analog input, analog output, digital input, digital output, counter/timer 0, counter/timer 1, counter/timer 2, counter/timer 3

All PXIe devices may be installed in PXI Express slots or PXI Express hybrid slots.

Power Requirements



Caution The protection provided by the device can be impaired if the device is used in a manner not described in the X Series User Manual.

+3.3 V	8.2 W
+12 V	21.8 W

Current Limits



Caution Exceeding the current limits may cause unpredictable device behavior.

+5 V terminal (connector 0)	1 A max ¹
+5 V terminal (connector 1)	1 A max ¹
P0/PFI/P1/P2 and +5 V terminals combined	1.7 A max

Physical Characteristics

PXIe printed circuit board dimensions	Standard 3U PXI
Weight	241 g (8.5 oz)
I/O connectors	2 68-pin VHDCI

Table 4. PXIe Mating Connectors

Manufacturer, Part Number	Description
MOLEX 71430-0011	68-Pos Right Angle Single Stack PCB-Mount VHDCI (Receptacle)
MOLEX 74337-0016	68-Pos Right Angle Dual Stack PCB-Mount VHDCI (Receptacle)
MOLEX 71425-3001	68-Pos Offset IDC Cable Connector (Plug) (SHC68-*)

USB screw terminal/BNC screw terminal	16-24 AWG
wiring	

Calibration

Recommended warm-up time	15 minutes
Calibration interval	2 years

¹ Has a self-resetting fuse that opens when current exceeds this specification.

Maximum Working Voltage

Maximum working voltage refers to the signal voltage plus the common-mode voltage.

Channal to earth	11 V. Manguramant Catagory I
Channel to earth	11 V, Measurement Category I



Caution Do not use for measurements within Categories II, III, or IV.

Shock and Vibration

Operational shock	30 g peak, half-sine, 11 ms pulse (Tested in accordance with IEC-60068-2-27. Test profile developed in accordance with MIL-PRF-28800F.)
Random vibration	
Operating	5 to 500 Hz, 0.3 g _{rms}
Nonoperating	5 to 500 Hz, 2.4 g _{rms} (Tested in accordance with IEC-60068-2-64. Nonoperating test profile exceeds the requirements of MIL-PRF-28800F, Class 3.)

Environmental

Operating temperature	0 to 55 °C
Storage temperature	-40 to 70 °C
Operating humidity	10 to 90% RH, noncondensing
Storage humidity	5 to 95% RH, noncondensing
Pollution Degree	2
Maximum altitude	2,000 m

Indoor use only.

Safety

This product meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



Note For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



Note In the United States (per FCC 47 CFR), Class A equipment is intended for use in commercial, light-industrial, and heavy-industrial locations. In Europe, Canada, Australia, and New Zealand (per CISPR 11) Class A equipment is intended for use only in heavy-industrial locations.



Note Group 1 equipment (per CISPR 11) is any industrial, scientific, or medical equipment that does not intentionally generate radio frequency energy for the treatment of material or inspection/analysis purposes.



Note For EMC declarations and certifications, refer to the *Online Product Certification* section.

CE Compliance CE

This product meets the essential requirements of applicable European Directives, as follows:

- 2014/35/EU; Low-Voltage Directive (safety)
- 2014/30/EU; Electromagnetic Compatibility Directive (EMC)

Online Product Certification

Refer to the product Declaration of Conformity (DoC) for additional regulatory compliance information. To obtain product certifications and the DoC for this product, visit *ni.com*/

certification, search by model number or product line, and click the appropriate link in the Certification column.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the Minimize Our Environmental Impact web page at *ni.com/environment*. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

Waste Electrical and Electronic Equipment (WEEE)




EU Customers At the end of the product life cycle, all NI products must be disposed of according to local laws and regulations. For more information about how to recycle NI products in your region, visit *ni.com/environment/weee*.

电子信息产品污染控制管理办法(中国 RoHS)

中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物 质指令(RoHS)。关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs china。 (For information about China RoHS compliance, go to ni.com/environment/rohs china.)

Device Pinout

Figure 6. NI PXIe-6368 Pinout



Refer to the *NI Trademarks* and *Logo Guidelines* at ni.com/trademarks for information on National Instruments trademarks. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products/technology, refer to the appropriate location: *Helps-Patents* in your software, the patents.txt file on your media, or the *National Instruments Patent Notice* at ni.com/patents. You can find information about end-user license agreements (EULAs) and third-party legal notices in the readme file for your NI product. Refer to the *Export Compliance Information* at ni.com/legal/export-compliance for the National Instruments global trade compliance policy and how to obtain relevant HTS codes, ECCNs, and other import/export data. NI MAKES NO EXPRESS OR IMPLIED WARRANTIES AS TO THE ACCURACY OF THE INFORMATION CONTAINED HEREIN AND SHALL NOT BE LIABLE FOR ANY ERRORS. U.S. Government Customers: The data contained in this manual was developed at private expense and is subject to the applicable limited rights and restricted data rights as set forth in FAR 52.227-14, JARA 252.227-7014, and DFAR 252.227-7015.