MELSEC System Q

Programmable Logic Controllers

User's Manual

HART Analog Input Module ME1AD8HAI-Q

MITSUBISHI ELECTRIC EUROPE B.V.

About this Manual

The texts, illustration, diagrams and examples in this manual are provided for information purposes only. They are intended as aids to help explain the installation, operation, programming and use of the programmable logic controllers of the MELSEC System Q.

If you have any questions about the installation and operation of any of the products described in this manual please contact your local sales office or distributor (see back cover). You can find the latest information and answers to frequently asked questions on our website at www.mitsubishi-automation.com.

MITSUBISHI ELECTRIC EUROPE BV reserves the right to make changes to this manual or the technical specifications of its products at any time without notice.

© 2009 –2010

			HART Analog Input Module
			ME1AD8HAI-Q User´s Manual
			Artno.: 229753
	Version		Changes / Additions / Corrections
A	10/2009	pdp-dk	First edition
В	03/2010	pdp-dk	New section 3.5.25: HART device information refresh interval (Un\G191) Addition of Un\G191 to buffer memory assignment in section 3.5.1
1			

Safety Guidelines

For use by qualified staff only

This manual is only intended for use by properly trained and qualified electrical technicians who are fully acquainted with the relevant automation technology safety standards. All work with the hardware described, including system design, installation, configuration, maintenance, service and testing of the equipment, may only be performed by trained electrical technicians with approved qualifications who are fully acquainted with all the applicable automation technology safety standards and regulations. Any operations or modifications to the hardware and/or software of our products not specifically described in this manual may only be performed by authorised Mitsubishi Electric staff.

Proper use of the products

The programmable logic controllers of the MELSEC System Q are only intended for the specific applications explicitly described in this manual. All parameters and settings specified in this manual must be observed. The products described have all been designed, manufactured, tested and documented in strict compliance with the relevant safety standards. Unqualified modification of the hardware or software or failure to observe the warnings on the products and in this manual may result in serious personal injury and/or damage to property. Only peripherals and expansion equipment specifically recommended and approved by Mitsubishi Electric may be used with the programmable logic controllers of the MELSEC System Q.

All and any other uses or application of the products shall be deemed to be improper.

Relevant safety regulations

All safety and accident prevention regulations relevant to your specific application must be observed in the system design, installation, configuration, maintenance, servicing and testing of these products. The regulations listed below are particularly important in this regard. This list does not claim to be complete, however; you are responsible for being familiar with and conforming to the regulations applicable to you in your location.

VDE Standards

- VDE 0100
 Regulations for the erection of power installations with rated voltages below 1000 V
- VDE 0105
 Operation of power installations
- VDE 0113
 Electrical installations with electronic equipment
- VDE 0160
 Electronic equipment for use in power installations
- VDE 0550/0551
 Regulations for transformers
- VDE 0700
 Safety of electrical appliances for household use and similar applications
- VDE 0860
 Safety regulations for mains-powered electronic appliances and their accessories for household use and similar applications.
- Fire safety regulations
- Accident prevention regulations
 - VBG Nr.4 Electrical systems and equipment

Safety warnings in this manual

In this manual warnings that are relevant for safety are identified as follows:



DANGER:

Failure to observe the safety warnings identified with this symbol can result in health and injury hazards for the user.



WARNING:

Failure to observe the safety warnings identified with this symbol can result in damage to the equipment or other property.



General safety information and precautions

The following safety precautions are intended as a general guideline for using PLC systems together with other equipment. These precautions must always be observed in the design, installation and operation of all control systems.



DANGER:

- Observe all safety and accident prevention regulations applicable to your specific application. Always disconnect all power supplies before performing installation and wiring work or opening any of the assemblies, components and devices.
- Assemblies, components and devices must always be installed in a shockproof housing fitted with a proper cover and fuses or circuit breakers.
- Devices with a permanent connection to the mains power supply must be integrated in the building installations with an all-pole disconnection switch and a suitable fuse.
- Check power cables and lines connected to the equipment regularly for breaks and insulation damage. If cable damage is found immediately disconnect the equipment and the cables from the power supply and replace the defective cabling.
- Before using the equipment for the first time check that the power supply rating matches that of the local mains power.
- Take appropriate steps to ensure that cable damage or core breaks in the signal lines cannot cause undefined states in the equipment.
- You are responsible for taking the necessary precautions to ensure that programs interrupted by brownouts and power failures can be restarted properly and safely. In particular, you must ensure that dangerous conditions cannot occur under any circumstances, even for brief periods.
- EMERGENCY OFF facilities conforming to EN 60204/IEC 204 and VDE 0113 must remain fully operative at all times and in all PLC operating modes. The EMERGENCY OFF facility reset function must be designed so that it cannot ever cause an uncontrolled or undefined restart.
- You must implement both hardware and software safety precautions to prevent the possibility of undefined control system states caused by signal line cable or core breaks.
- When using modules always ensure that all electrical and mechanical specifications and requirements are observed exactly.



Contents

1	Overvi	ew
1.1	Feature	rs 1-1
2	System	Configuration
2.1	Applica	ble Systems
2.2	How to	Check the Function Version and Serial No. of the Modules
3	Detaile	d Description of the Module
3.1	Part Na 3.1.1	mes
3.2	Specific 3.2.1 3.2.2 3.2.3	cations3-3I/O conversion characteristic3-4Accuracy3-4External Dimensions3-5
3.3	Functio 3.3.1 3.3.2 3.3.3 3.3.4 3.3.5 3.3.6	ans of the HART Analog Input Module
3.4	I/O Sigr 3.4.1 3.4.2	hals for the Programmable Controller CPU
3.5	Buffer M 3.5.1 3.5.2 3.5.3 3.5.4 3.5.5	Memory 3-23 Buffer memory assignment 3-24 A/D conversion enable/disable setting (Un\G0) 3-40 CHI Average time/Average number of times/Moving average/Time constant settings (Un\G1 to Un\G8) 3-40 A/D conversion completed flag (Un\G10) 3-41 CHI digital output value (Un\G11 to Un\G18) 3-41
	3.5.6	Write data error code (Un\G19)

3.5.7	Setting range (Un\G20, Un\G21)3-42
3.5.8	Averaging process specification (Un\G24, Un\G25)3-43
3.5.9	CHI maximum value/minimum value storage area (Un\G30 to Un\G45) 3-44
3.5.10	Input signal error detection setting(Un\G47)3-44
3.5.11	Warning output settings (Un\G48)
3.5.12	Input signal error detection flag (Un\G49)
3.5.13	Warning output flag (Un\G50, Un\51)3-47
3.5.14	Scaling enable/disable setting (Un\G53)
3.5.15	CHI scaling value storage area (Un\G54 to Un\G61)3-48
3.5.16	CHI scaling upper/lower limit value (Un\G62 to Un\G77)3-48
3.5.17	CHI process alarm upper/lower limit value (Un\G86 to Un\G117)3-48
3.5.18	CHI rate alarm warning detection period (Un\G118 to Un\G125) $\dots 3-49$
3.5.19	CHI rate alarm upper/lower limit value (Un\G126 to Un\G141)3-50
3.5.20	CHI input signal error detection setting value (Un\G142 to Un\G149) \dots 3-50
3.5.21	HART enable (Un\G160)3-51
3.5.22	HART scan list (Un\G161)
3.5.23	HART Cycle Time (Un\G162 to Un\G164)3-52
3.5.24	HART Maximum Retries (Un\G176 to Un\G183)3-52
3.5.25	HART device information refresh interval (Un\G191)3-52
3.5.26	HART Field Device Status (Un\G240, Un\G252, Un\G264)
3.5.27	Extended HART Field Device Status (Un\G241, Un\G253, Un\G265)3-54
3.5.28	Device Variable Status (Un\G242 & Un\G243, Un\G254 & Un\G255) \ldots 3-55
3.5.29	HART Process Variables (Un\G244 to Un\G251, Un\G256 to Un\G263) \ldots 3-56
3.5.30	HART Command Request (Un\G352 to Un\G483)3-57
3.5.31	HART Command Answer (Un\G496 to Un\G627)3-59
3.5.32	Information about HART device (Un\G896 to Un\G966, Un\G968 to Un\G1038)

4 Setup and Procedures before Operation

4.1	Handlin	g Precautions	4-1
4.2	Setup a	nd Procedures before Operation	4-2
4.3	Installat	ion of the Module	4-3
4.4	Wiring .		4-4
	4.4.1	Wiring precautions	4-4
	4.4.2	External wiring	4-4
4.5	PLC Para	ameter Setting	4-9
	4.5.1	I/O assignment	4-9
	4.5.2	Intelligent function module switch settings	. 4-10
4.6	Setting	of the HART Devices	. 4-11

5	Progra	mming
5.1	Progran	nming Procedure
5.2	Example	e 1: ME1AD8HAI-Q combined with PLC CPU
	5.2.1	Before creating a program 5-3
	5.2.2	Program
5.3	Example	e 2: ME1AD8HAI-Q used in Remote I/O Network
	5.3.1	Before creating a program5-10
	5.3.2	Network Parameter and Program5-12
6	Trouble	eshooting
6.1	Error Co	ode List
6.2	Trouble	shooting using the LEDs of the Module
	6.2.1	When the "RUN" LED is flashing or turned off
	6.2.2	When the "ERR." LED is on or flashing
	6.2.3	When the "ALM" LED is on or flashing

6.3	When th	e digital output values cannot be read	6-4
	6.3.1	When A/D conversion completed flag does not turn ON	6-4
6.4	Checkin	g the Analog Input Module Status	6-5

Index



1 Overview

This User's Manual describes the specifications, handling and programming methods for the HART analog input module ME1AD8HAI-Q (hereinafter referred to as the ME1AD8HAI-Q) which is used with the CPU modules of the MELSEC System Q. The ME1AD8HAI-Q is exclusively used for current input.

1.1 Features

Multi-channel analog input is available.

By using a single ME1AD8HAI-Q, analog current inputs of 8 points (8 channels) are available. Standard analog input devices with 4 to 20 mA or 0 to 20 mA range can be mixed with HART devices. The analog input range is selectable by the intelligent function module switch setting in GX(IEC) Developer. 2-wire or 4-wire analog transmitters can be connected.

HART master function

The ME1AD8HAI-Q can communicate with up to eight HART-enabled devices. (One HART device connected to each channel.) HART* is a bi-directional industrial field communication protocol used to communicate between intelligent field instruments and host systems.

For this communication no additional wiring is required. Additional device information is communicated using a digital signal that is superimposed on the analog signal. The digital signal contains information from and to the device including device configuration or re-configuration, device status, diagnostics, additional measured or calculated values, etc.

The ME1AD8HAI-Q can operate as a HART master with protocol revision 6.

* HART stands for Highway Addressable Remote Transducer. Fore more information about the HART protocol please refer to section 3.3.6.

FDT/DTM function support

The FDT/DTM can be used for setting and monitoring the HART devices. To use this function, the HART device must have DeviceDTM.

Power supply to 2-wire transmitter

The ME1AD8HAI-Q supplies power to the connected 2-wire transmitters.

Module protection provided by short-circuit protection circuit

If an excessive current flows into the module due to a short circuit of the wiring, the short-circuit protection circuit limits the current, thus protecting the module.

High accuracy

The accuracy is as high as ± 0.15 % over the specified operating temperature range for the MELSEC System Q.

Changing the input range

The input range (4 to 20 mA or 0 to 20 mA) can easily be set from the GX (IEC) Developer.

A/D conversion system

There are the following five A/D conversion systems.

• Sampling processing

Analog input values are converted into digital values one by one on a channel basis and the digital output value is output at every conversion.

- Averaging processing
 - Time averaging

A/D conversion is averaged in terms of time on a channel basis and a digital average value is output.

Count averaging

A/D conversion is averaged in terms of count on a channel basis and a digital average value is output.

Move averaging

The specified number of digital output values measured per sampling time are averaged.

Primary delay filter

A digital output value is smoothed according to the preset time constant.

Refer to Section 3.3.1 for the details of the A/D conversion system.

Input signal error detection function

A current outside the setting range can be detected.

Warning output

There are the following two warning outputs.

Process alarm

A warning is output if a digital output value falls outside the setting range.

Rate alarm

A warning is output if the varying rate of a digital output value falls outside the preset varying rate range.

Scaling function

A/D conversion values can be converted to percentage values (%) in the preset range and be loaded into the buffer memory. This function can reduce the time required for programming. (Refer to Section 3.3.5)



2 System Configuration

2.1 Applicable Systems

Applicable modules, base units, and No. of modules

• When mounted with a CPU module

The table below shows the CPU modules and base units applicable to the HART Analog Input Module ME1AD8HAI-Q and quantities for each CPU model.

Depending on the combination with other modules or the number of mounted modules, power supply capacity may be insufficient. Pay attention to the power supply capacity before mounting modules, and if the power supply capacity is insufficient, change the combination of the modules.

Ар	plicable CPU m	odule	No. of	Base	unit ^{*2}
CPU	type	CPU model	ME1AD8HAI-Qthat - can be installed ^{*1}	Main base unit	Extension base unit
		Q00JCPU	Up to 16		
	Basic model QCPU	Q00CPU	Lin to 24	•	•
		Q01CPU	- Up to 24		
		Q02CPU			
	High	Q02HCPU			
	performance	Q06HCPU	Up to 64	•	•
	model QCPU	Q12HCPU			
		Q25HCPU			
		Q02PHCPU			
	Process CPU	Q06PHCPU	Up to 64		
		Q12PHCPU		•	•
		Q25PHCPU			
Programmable	Redundant CPU	Q12PRHCPU	Up to 53	0	
controller CPU		Q25PRHCPU	- Up to 53	0	•
		Q00UJCPU	Up to 16		
		Q00UCPU	Lin to 24		
		Q01UCPU	Up to 24		
		Q02UCPU	Up to 36		
		Q03UD(E)CPU			
	Universal model QCPU	Q04UD(E)HCPU		•	•
	inoder ger o	Q06UD(E)HCPU			
		Q10UD(E)HCPU	Up to 64		
		Q13UD(E)HCPU			
		Q20UD(E)HCPU			
		Q26UD(E)HCPU			
	Safety CPU	QS001CPU	—	0	0
		Q06CCPU-V-H01			
C Controllor	lula.	Q06CCPU-V	Units C4	•	
C Controller mod	lule	Q06CCPU-V-B	Up to 64	•	•
		Q12DCCPU-V			

Tab. 2-1: Applicable base units and number of mountable modules

• : Applicable, O: N/A

*1 Limited within the range of I/O points for the CPU module. *2 Can be installed to any I/O slot of a base unit.

NOTE

A ME1AD8HAI-Q can not installed at the main base in a redundant system with QnPRHCPU.

Mounting to a MELSECNET/H remote I/O station

The table below shows the network modules and base units applicable to the analog input module ME1AD8HAI-Q and quantities for each network module model.

Depending on the combination with other modules or the number of mounted modules, power supply capacity may be insufficient. Pay attention to the power supply capacity before mounting modules, and if the power supply capacity is insufficient, change the combination of the modules.

	No. of ME1AD8HAI-Q that	Base unit ^{*2}		
Applicable network module	can be installed ^{*1}	Main base unit of remote I/O station	Extension base unit of remote I/O station	
QJ72LP25-25				
QJ72LP25G	Lin to 64			
QJ72LP25GE	Up to 64	•	•	
QJ72BR15				

 Tab. 2-2:
 Applicable base units and number of mountable modules in a MELSECNET/H remote I/O station

• : Applicable, O: N/A

*1 Limited within the range of I/O points for the network module.

*2 Can be installed to any I/O slot of a base unit.

NOTE The Basic model QCPU or C Controller module cannot create the MELSECNET/H remote I/O network.

Support of the multiple CPU system

The function version of the HART analog input module supports the multiple CPU system. When using the ME1AD8HAI-Q in a multiple CPU system, refer to the following manual first.

- QCPU User's Manual (Multiple CPU System)
- Intelligent function module parameters

Write intelligent function module parameters to only the control CPU of the ME1AD8HAI-Q.

Compatibility with online module change

The ME1AD8HAI-Q does not support online module change.



Supported software packages

Relation between the system containing the ME1AD8HAI-Q and the software package is shown in the following table.

	ne ME1AD8HAI-Q is installed	Software Version		
CPU of the PLC in which th	ie METAD8HAI-Q is installed	GX Developer	GX IEC Developer	
O00J/O00/O01CPU	Single CPU system	Version 7 or later		
	Multiple CPU system	Version 8 or later	Version 4 or later	
Q02/Q02H/Q06H/	Single CPU system	Version 4 or later	version 4 or later	
Q12H/Q25HCPU	Multiple CPU system	Version 6 or later		
	Single CPU system	Version 8.68W or later	Version 7.03 or later	
Q02PH/Q06PHCPU	Multiple CPU system	version 8.68w of later	version 7.03 of later	
	Single CPU system	Version 7.10L or later	Version 4 or later	
Q12PH/Q25PHCPU	Multiple CPU system	Version 7.10L or later	version 4 or later	
Q12PRH/Q25PRHCPU	Redundant CPU system	Version 8.45X or later	Version 4 or later	
Q00UJ/ Q00U/ Q01UCPU	Single CPU system	Version 8.76E or later	Version 7.04 or later	
Q000J/ Q000/ Q010CP0	Multiple CPU system	version 8.76E or later		
Q02U/Q03UD/Q04UDH/	Single CPU system	Version 8.48A or later	Version 7.03 or later	
Q06UDHCPU	Multiple CPU system	version 8.48A or later		
	Single CPU system			
Q10UDH/Q20UDHCPU	Multiple CPU system	Version 8.76E or later	Version 7.04 or later	
	Single CPU system	Mandan 0.620 andatan	Manaian 7.02 an latan	
Q13UDH/Q26UDHCPU	Multiple CPU system	Version 8.62Q or later	Version 7.03 or later	
Q03UDE/Q04UDEH/	Single CPU system			
Q06UDEH/Q13UDEH/ Q26UDEHCPU	Multiple CPU system	Version 8.68W or later	Version 7.03 or later	
Q10UDEH/Q20UDEHCPU	Single CPU system	Version 8.76E or later	Version 7.04 or later	
	Multiple CPU system	version 6.70E of later	version 7.04 of later	
If installed in a MELSECNET/H	I remote I/O station	Version 6 or later	Version 4 or later	

Tab. 2-3:Required software versions

2.2 How to Check the Function Version and Serial No. of the Modules

Using the programming software GX Developer or GX IEC Developer, the serial No. and the function version can be checked while the PLC is operating.

From the *Diagnostics* menu select *System Monitor* and then select *Product Inf. List.*

Slot	Туре	Series	Model name	Points	I/O No.	Master PLC	Serial No	Ver.	
PLC	PLC	Q	Q02HCPU	-			021220000000000	В	
0-0	Intelli.	Q	ME1AD8HAI-Q	32pt	0000	12	110410000000000	В	

Fig. 2-1: Product Information List for a PLC with a ME1AD8HAI-Q

NOTE

The serial No. displayed on the product information screen of GX Developer or GX IEC Developer indicates the function information of the product. The function information of the product is updated when a new function is added.



3 Detailed Description of the Module

3.1 Part Names

This section explains the names of the components for the ME1AD8HAI-Q.




Fig. 3-1: Names of parts

No.	Name		Description
		RUN	Displays the operating status of the ME1AD8HAI-Q.On:Normal operationFlashing:Intelligent function module setting switch 4 is not set to "0".Off:A watchdog timer error has occurred.
0	LEDs	ERR.	Displays the error status of the ME1AD8HAI-Q. On: Operation error (HART communication error etc.) Flashing: Intelligent function module setting switch 5 is not set to "0". Off: Normal operation
		ALM	Indicates the warning status of the ME1AD8HAI-Q.On:An alarm (process alarm etc.) has occurred.Flashing:An input signal error has occurred.Off:Normal operation
0	Detacha	ble terminal block	Used for connection of the HART input devices (slaves), analog input devices and external power supply.
8	0V/FG c	onnector	Used for FG connection and for connection with the '- (minus)' terminal of 4 wire devices.

Tab. 3-1: Description of the LEDs and the terminal blocks of the ME1AD8HAI-Q

NOTE

When two or more errors have occurred, the latest error found by the HART analog input module is indicated with the LED.

3.1.1 Signal Layout of the Terminal Block

Terminal No.	Signa	name
1	CH1	+ (NC)
2	СП	– (In)
3	CH2	+ (NC)
4	Сп2	– (In)
5	CH3	+ (NC)
6	СПЭ	– (In)
7	CH4	+ (NC)
8	CH4	– (In)
9	CH5	+ (NC)
10	Спр	– (In)
11	CH6	+ (NC)
12	Спо	– (In)
13	CH7	+ (NC)
14	Спл	– (In)
15	CH8	+ (NC)
16		– (In)
17	External power	+ 24VDC
18	supply	0 V

Tab. 3-1:Signal layout for the detachable
terminal block of the ME1AD8HAI-Q

For the wiring of the HART analog input module ME1AD8HAI-Q please refer to section 4.4.



3.2 Specifications

The specifications for the ME1AD8HAI-Q are shown in the following table. For general specifications, refer to the operation manual for the CPU module being used.

ltem			Specifications				
Number of analog input points		8 points (8 channels)					
Analog input	Current		0 to 20 mA DC				
			4 to 20 mA DC				
	Absolute maximum input	± 30 mA					
	Input resistance		250 Ω				
	Short-circuit protection		Available				
	Primary filter		5 Hz (3 dB), HART signal is 1200 Hz with 1 mAP-P				
Digital output		16-bit signed binary (-768 to 32767)					
I/O characteristics, maximum resolution			Analog input range	Digital output value	Maximum resolution		
			0 to 20 mA	Fulle	625.0 nA		
			4 to 20 mA	0 to 32000	500.0 nA		
Accuracy ^{*1} (rel	Accuracy ^{*1} (relative to digital output value)		±0.15% (±48 digit ^{*2})				
Cycle time		80 ms (Independent to the number of used channels)					
Insulation method	Between the I/O terminals and PLC power supply	Photo-coupler insulation					
	Between analog input channels		Non-insulated				
HART modem	HART modem		FSK Physical Layer, multiplexed				
HART functions		– Protocol Revision 6 support – 4 Process variables support (PV, SV, TV, QV) – FDT/DTM support					
Number of I/O occupied points		32 points (I/O assignment: Intelligent 32 points)					
External wiring	g connection system	18-points terminal block					
Applicable wire size		Refer to the HART specification for more details.					
		The external power supply voltage of the ME1AD8HAI-Q should be enough for correct operation of the analog transmitter. *3 *4					
Applicable solderless terminals		R1.25-3 (Solderless terminals with sleeves cannot be used.)					
External sup- ply power	Voltage		24 V DC (+20%, -15%); ripple, spike within 500mVP-P				
	Current		0.3 A				
	Inrush current		5.5 A within 200 μs				
Online module change			Not supported				
Internal current consumption (5 VDC)			0.32 A				
Weight		0.19 kg					

Tab. 3-1: Specifications of ME1AD8HAI-Q

*1 ME1AD8HAI-Q needs to be powered on 30 minutes prior to operation for compliance to the specification (accuracy).


*2 "digit" indicates a digital value.

*3 Use case:

For distances up to 800 m, the wire size of 0.51 mm diameter with 115 nF/km cable capacitance and 36.7 Ω /km cable resistance can be applied.

*4 Refer to the calculation example shown in section 4.4.2 (External wiring).

3.2.1 I/O conversion characteristic



The I/O conversion characteristic represents the angle formed by a straight line when the analog current signals from outside the programmable controller are converted to digital values.

Fig. 3-2: Current input characteristics of the ME1AD8HAI-Q

1 Analog input range setting: 4 to 20 mA

2 Analog input range setting: 0 to 20 mA

NOTES

Choose the appropriate analog input range for each channel according to the specifications of the connected analog input device.

If these ranges are exceeded, the maximum resolution and accuracy may not fall within the performance specifications. (Avoid use shown by the dotted lines in the above table.)

Do not input an analog input current of ±30 mA or more. The input elements may be damaged.

When an analog value that exceeds the range of the digital output value is entered, the digital output value will be fixed at the maximum or minimum value (32767 resp. -768).

3.2.2 Accuracy

The reference accuracy is the accuracy relative to the maximum digital output value.

An accuracy of ± 0.15 % is maintained over the whole operating temperature range of the MELSEC System Q (0 to +55 $^\circ$ C).



3.2.3 External Dimensions




Fig. 3-3: Dimensions of the ME1AD8HAI-Q

(Unit: mm)

3.3 Functions of the HART Analog Input Module

ltem	n Function	
A/D conversion enable/disable setting		
	 Sampling processing The A/D conversion for analog input values is performed successively for each channel, and the digital output value is output upon each conversion. 	
	Averaging processing Time averaging	Section 3.3.1
A/D conversion method	 A/D conversion is averaged in terms of time on a channel basis and a digital average value is output. Count averaging 	
	A/D conversion is averaged in terms of count on a channel basis and a digital average value is output.	
	 Move averaging The specified number of digital output values measured per cycle time are averaged. Primary delay filter 	
	A digital output value is smoothed according to the preset time con- stant.	
Maximum and minimum values hold function	The maximum and minimum values of the digital output values are retained in the module.	Section 3.3.2
Input signal error detection function	A current outside the setting range can be detected.	Section 3.3.3
Warning output function	 Process alarm A warning is output if a digital output value falls outside the setting range. Rate alarm A warning is output if the varying rate of a digital output value falls outside the preset varying rate range. 	Section 3.3.4
Conversion of A/D conversion values to preset percentage values and loading into the buffer memory is available. Programming steps for the scaling can be eliminated.		Section 3.3.5
HART Master function	 HART communication support The ME1AD8HAI-Q can communicate with up to eight HART-enabled devices. (One HART device connected to each channel.) Communication occurs using standard instrumentation grade wire and using standard wiring and termination practices – no additional wiring is required. FDT/DTM function support Using a commercially available FDT, reading/writing the HART transmitter's parameters and monitoring the HART transmitter status are executable via the ME1AD8HAI-Q. 	Section 3.3.6

Tab. 3-2: Functions of the ME1AD8HAI-Q



3.3.1 A/D conversion methods

Sampling processing

A/D conversion is performed successively for analog input values, and the converted digital output values are stored in the buffer memory.

Averaging processing

Time averaging

A/D conversion is made for the preset period of time, the sum of values other than the maximum and minimum values is averaged, and the result is stored into the buffer memory.

The number of processing within the set time depends on the cycle time (Fixed to 80 ms independently to the number of channels enabled for A/D conversion) and can be calculated using the following formula:

Number of processings [times] = Set time [ms] /80 [ms]

Example:

Number of processings when setting 500 ms for the set time: 500/80 = 6.25 [times] $\rightarrow 6$ [times]

• Count averaging

A/D conversion is made the preset number of times, the sum of values other than the maximum and minimum values is averaged, and the result is stored into the buffer memory.

The time required for the count-based average value to be stored into the buffer memory varies depends on the cycle time (Fixed to 80 ms independently to the number of channels enabled for A/D conversion) and can be calculated using the following formula:

Processing time [ms] = Set count x 80 [ms]

Example:

Processing time when setting 5 (times) for the average processing count: 5 x 80 = 400 [ms]

Moving average

The specified count of digital output values imported per sampling period are averaged to find a value, which is then stored into the buffer memory. Since average processing is performed with data shifted per sampling, the most recent digital output value is obtainable.




Fig. 3-4: Moving average processing at the preset count of 4 times

Primary delay filter

A digital value whose transient noise has been smoothed is output according to the preset time constant. The degree of smoothing varies with the time constant setting.

The relational expression of the time constant and digital output value is indicated below.

[lf n = 2]*

$$Yn = yn-1 + \frac{\triangle t}{\triangle t + TA} (yn - yn-1)$$

 $[If n \ge 3]$

$$Yn = Yn-1 + \frac{\Delta t}{\Delta t + TA} (yn - Yn-1)$$

- Yn: Current digital output value
- Yn-1: Immediately preceding digital output value
- n: Sampling count
- TA: Time constant [s]


- yn: Pre-smoothing digital output value
- Yn-1: Immediately preceding presmoothing digital output value
- Δt : Cycle time (0.08)[s]

*The A/D conversion completed flag turns ON when $n\geq 2.$

Example 1:

Digital output value when the analog input value varies from 4 to 10 mA

The variation of the digital output value at the time constant setting of 1000 ms (1 s) is as shown below. 1000 ms (1 s) after the analog input value has reached 10 mA, the digital output value reaches 63.2 % of the value attained when the sampling processing is selected.






Example 2:

Digital output value when the variation of the analog input value has a ringing waveform

The variations of the digital output values at the time constant setting of 2000 ms (2 s), at the time constant setting of 1000 ms (1 s), and at the moving average processing of 16 times are as shown below.



3.3.2 Maximum and minimum values hold function

The maximum and minimum values are held in the buffer memory channel by channel.

The maximum and minimum values are cleared to 0 when the maximum value/minimum value reset request (YD) or operating condition setting request (Y9) is turned ON, and new maximum and minimum values are stored when conversion is started.

Since the area for storing the maximum and minimum values can be rewritten with the sequence program, the maximum and minimum values within a specific period of time can be checked.

When the scaling function is enabled, values after scaling conversion are stored as the maximum and minimum values. For the scaling function, refer to section 3.3.5

3.3.3 Input signal error detection function

If the input current rose to or above the input signal error detection upper limit value or fell to or below the lower limit value, the input signal error detection flag (Un\G49) and input signal error detection signal (XC) turn ON and the ALM LED flickers to indicate the error.

When the input signal error detection flag (Un\G49) turns ON for a channel, a digital output value immediately before the error detection is held for the channel, and the A/D conversion completed flag (Un\G10) of the corresponding channel turns OFF.

By bringing the analog input value within the setting range and then turning ON the error clear request (YF), the input signal error detection flag (Un\G49) and input signal error detection signal (XC) turn OFF.

When the analog input value returns to within the setting range, A/D conversion is resumed independently of whether the input signal error detection flag (Un\G49) and input signal error detection signal (XC) are reset or not, the A/D conversion completed flag (Un\G10) of the corresponding channel turns ON again after the first updating. (The ERR. LED remains flickering.)




Fig. 3-5: Input signal error detection function

This function is executed at every sampling processing. Perform the following procedure to use this function.

- Set the input signal error detection setting value for the corresponding channel.
- Enable the A/D conversion of the corresponding channel.
- Enable the input signal error detection of the corresponding channel.
- Turn ON the operating condition setting request (Y9).



3.3.4 Warning output function

Process alarm

If the detected digital output value rose to or above the process alarm upper upper limit value or fell to or below the process alarm lower lower limit value and entered the warning output range zone, the warning output flag (process alarm)(Un\G50) and warning output signal (X8) turn ON and the ALM LED is lit to indicate the warning.

A warning will be output according to the following digital output values.

Item		Digital value causing warning output	
Value set in scaling enable/disable setting	0: Disable	CH□ digital output value (Un\G11 to Un\G18)	
(Un\G53)	1: Enable	CH□ scaling value (Un\G54 to Un\G61)	

Tab. 3-3: The source for the warning depends on the setting in the buffer memory address Un\G53

The warning output signal (X8) turns OFF only when all channels return to within the setting range.




Fig. 3-6: Warning output function (process alarm)

When time or count averaging is specified, this function is executed at intervals of the preset averaging time or averaging count. When any other A/D conversion system (sampling processing, moving average, primary delay filter) is specified, this function is executed at intervals of the cycle time.

To use the scaling function, be sure to consider the scaling conversion before setting the CH \Box process alarm upper/lower limit value.

Rate alarm

If the range of change in the digital output value sampled at intervals of the rate alarm warning detection period is equal to or greater than the rate alarm upper limit value or is equal to or less than the rate alarm lower limit value, the warning output flag (rate alarm) (Un\G51) and warning output signal (X8) turn ON and the ALM LED is lit to indicate the warning of the rate alarm.

If, after the output of the warning, the rate fell below the rate alarm upper limit value or rose above the rate alarm lower limit value and returned to within the setting range, "0" is stored into the bit position corresponding to the channel number of the warning output flag (rate alarm) (Un\G51). The warning output signal (X8) turns OFF only when all channels return to within the setting range




Fig. 3-7: Warning output function (rate alarm)

Set the rate alarm upper limit value/lower limit value in 0.1 %/s increments relative to the maximum value (32000) of the digital output value. The setting range is -32768 to 32767 (-3276.8 % to 3276.7 %).

The setting range of the rate alarm warning detection period is 80 to 5000 ms. When the period is set to 5000 ms, the digital values are compared at intervals of 5 seconds to detect the varying rate.

The rate alarm is judged by converting the rate alarm upper/lower limit value into the digit value per rate alarm warning detection period. The expression for the value used to make judgment per rate alarm warning detection period is as follows:

Value used to make judgment per rate alarm warning detection period [digit] = rate alarm upper limit value or lower limit value x 0.001 x maximum value of the digital output value x rate alarm warning detection period \div 1000

• Example

The following is set for channel 1:

- Upper limit value of change rate: 30 % per second (300 is stored in buffer memory)
- Maximum digital output value: 32000
- Rate alarm warning detection period: 80 ms

The value [digit] used at every rate alarm warning detection period can be calculated as follows:

300 x 0.001 x 32000 x 80 / 1000 = 768 (digit)

Therefore, the current value is compared with the previous value every 80 ms in channel 1, and whether a difference of 768 (digit) or more is identified between them or not is determined.

The rate alarm is useful to watch the varying rate of the digital output value in a limited range.

• Example of setting the rate alarm upper limit value/lower limit value when it is desired to watch that the digital output value increases within the specified range




Fig. 3-8: Rate alarm for increasing values

• Example of setting the rate alarm upper limit value/lower limit value when it is desired to watch that the digital output value decreases within the specified range




Fig. 3-9: Rate alarm for decreasing values

• Example of setting the rate alarm upper limit value/lower limit value when it is desired to watch that the digital output value increases/decreases within the specified range




Fig. 3-10: Rate alarm for increasing and decreasing values





3.3.5 Scaling Function

With this function, A/D conversion values are converted to rate values and loaded into the buffer memory.

A digital value stored in CH \Box digital output value (Un\G11 to Un\G18) is converted to a value in the range set by CH \Box scaling upper/lower limit value (Un\G62 to Un\G77). The converted value is stored in CH \Box scaling value storage area (Un\G54 to Un\G61).

The scaling function is used for processed values when using the averaging processing or primary delay filter.





How to calculate a scaling value is explained below.


Scaling value =
$$\frac{DX \times (SH-SL)}{Dmax} + SL$$

- Dx: Digital output value
- DMax: The maximum digital output value in the input range being used (32000)
- SH: Scaling upper limit value
- SL: Scaling lower limit value
- Example

Using the input range from 4 to 20 mA, 14 mA input result in a digital output value (Dx) of 20000. With a scaling upper limit value (SH) of 2000 and a scaling lower limit value (SL) of 500 the scaling value for 14 mA input is:

Scaling value =
$$\frac{20000 \times (2000 - 500)}{32000} + 500$$

= 1437.5....
= 1437



NOTE

In the calculation of the scaling value, the digits following the decimal point are omitted.

3.3.6 HART Master Function

What is HART?

HART stands for Highway Addressable Remote Transducer.

HART Communication is a bi-directional industrial field communication protocol used to communicate between intelligent field instruments and host systems. A host system can be a handheld device, a Distributed Control System, Asset Management System, Safety System or a PLC.

There are several reasons to have a host communicate with a field instrument. These include:

- Device Configuration or re-configuration
- Device Diagnostics
- Device Troubleshooting
- Reading the values of additional measurements provided by the device
- Device Health and Status
- And much more!

How HART Works

When using the ME1AD8HAI-Q, HART communication takes place between the analog input module and an HART-enabled field device, for example a temperature transmitter. The ME1AD8HAI-Q can communicate with up to eight HART-enabled devices. (One HART device connected to each channel.)

Communication occurs using standard instrumentation grade wire and using standard wiring and termination practices – no additional wiring is required.

HART provides two simultaneous communication channels: the 4 to 20 mA analog signal and a digital signal. The 4 to 20 mA signal communicates the primary measured value fast robust and reliable. Additional device information is communicated using a digital signal that is superimposed on the analog signal. The digital signal contains information from the device including device status, diagnostics, additional measured or calculated values, etc.

The HART protocol makes use of the Bell 202 Frequency Shift Keying (FSK) standard to superimpose digital communication signals at a low level on top of the 4 to 20 mA analog signal.




Fig. 3-13: Digital communication is superimposed on the analog signal

A digital signal with a frequency of 2200 Hz is interpreted as logical "0", whereas a frequency of 1200 Hz is interpreted as logical "1".

The HART protocol communicates without interrupting the 4 to 20 mA signal and allows a host appli-

cation (in this case the ME1AD8HAI-Q) to get two or more digital updates per second from a field device. As the digital FSK signal is phase continuous, there is no interference with the analog 4 to 20 mA signal.

HART is a master/slave protocol which means that a field (slave) device only speaks when spoken to by the ME1AD8HAI-Q (master). This is done by commands send by the ME1AD8HAI-Q. Codes vary by manufacturer/device.

Examples for commands:

- Set Primary Variable Units
- Set Upper Range
- Set Lower Range
- Set Damping Value
- Set Tag
- Set Date
- Set Descriptor
- Perform Loop Test Force loop current to specific value
- Initiate Self Test Start device self test
- Get More Status Available Information

The supported commands are depended on the specification of the HART transmitter.

The ME1AD8HAI-Q can operate as a HART master with protocol revision 6.

HART Data

NOTE

The following list is only a brief overview of the data transmitted via the HART protocol. Fore more information please refer to the description of the buffer memory (Section 3.5.1).

- Digital data: 35 to 40 valuable data items standard in every HART device
- Device identification: device tag, supplier, device type and revision, device serial number
- Calibration data: upper and lower range values, upper and lower sensor limits, PV damping, last calibration date
- Process variables: primary variable plus secondary measurements and multivariable parameters
- Status/diagnostic alerts: device malfunction, configuration change, power fail restart, loop current fixed or saturated, primary or secondary variable out of limits, communication error etc.

More information

This short overview about the HART protocol is only a extract of the information provided on the website of the HART Communication Foundation. You can find much more information about HART and answers to frequently asked questions on their website at www.hartcomm2.org.

FDT/DTM function support

Support of FDT/DTM function.

Using a commercially available FDT, reading/writing the HART transmitter's parameters and monitoring the HART transmitter status are executable via the ME1AD8HAI-Q.

Refer to section 4.6 (Setting of the HART Devices) for more details about the FDT/DTM system structure.

3.4 I/O Signals for the Programmable Controller CPU

3.4.1 List of I/O signals

Note that I/O numbers (X/Y) shown in this chapter and thereafter are the values when the start I/O number for the ME1AD8HAI-Q is set to 0 (i.e. the module is mounted to the I/O slot 0 of the main base unit).

Signal direction	CPU Module ← ME1AD8HAI-Q	Signal direction CPU Module $ ightarrow$ ME1AD8HAI-Q			
Device No. (Input)	Signal name	Device No. (Output)	Signal name		
X0	Module ready	YO			
X1	Lice prohibited	Y1	Use prohibited		
X2	Use prohibited	Y2			
Х3	HART device variables access flag	Y3	HART device variables access request		
X4		Y4			
X5		Y5			
X6	Use prohibited	Y6	Use prohibited		
X7		Y7	1		
X8	Warning output signal	Y8			
Х9	Operating condition setting completed flag	Y9	Operating condition setting request		
ХА		YA			
XB	Use prohibited	YB	Use prohibited		
XC	Input signal error detection signal	YC			
XD	Maximum value/minimum value reset completed flag	YD	Maximum value/minimum value reset request		
XE	A/D conversion completed flag	YE	Use prohibited		
XF	Error flag	YF	Error clear request		
X10 to X1F	Use prohibited	Y10 to Y1F	Use prohibited		

Tab. 3-4:	I/O signals of the ME1AD8HAI-Q
-----------	--------------------------------

NOTE

The "Use prohibited" signals cannot be used by the user since they are for system use only. If these are turned ON/OFF by the sequence program, the performance of the HART analog input module cannot be guaranteed.



3.4.2 Details of I/O signals

Input signals

Device No.	Signal Name	Description
X0	Module ready	 When the programmable controller CPU is powered on or reset, this signal turns on once the preparation for A/D conversion has been completed. Afterwards A/D conversion processing is performed.
		• When the analog input module has a watchdog timer error ^{*1} , "Module ready" (X0) turns OFF (In this case A/D conversion processing is not performed.)
	HART device vari-	 This signal turns ON while the HART device variables and device variable status (Buffer Memory Un\G240 to Un\G335) are accessed for update.
X3	ables access flag	 If data consistency for the HART device variables and device variables status is required, do not read the variables while this signal is ON and set the Y3 signal when reading the variables.
X8	Warning output signal	 The Warning output signal (X8) turns ON at detection of a process alarm or rate alarm. Process alarm This signal turns ON when the digital output value falls outside the setting range set to the process alarm upper/lower limit values (Un\G86 to Un\G117) on any of the channels enabled for A/D conversion after the process alarm function has been made valid. As soon as the digital output values return to within the setting ranges on all channels enabled for A/D conversion, this signal turns OFF automatically and the ALM LED is also extinguished. Rate alarm This signal turns ON when the varying rate of the digital output value falls outside the varying rate range set to the rate alarm upper/lower limit values (Un\G126 to Un\G141) on any of the channels enabled for A/D conversion after the rate alarm function has been made valid. As soon as the varying rates of the digital output values return to within the preset varying ranges on all channels enabled for A/D conversion, this signal turns OFF automatically and the ALM LED is also extinguished. Warning output flag Warning output flag Warning output signal (X8)

Tab. 3-5: Detailed description of the input signals (Signal direction ME1AD8HAI-Q \rightarrow CPU Module)

*1 A watchdog timer error occurs when the program calculations are not completed within the scheduled time due to malfunctions of the analog input module hardware. When a watchdog timer error occurs, the RUN LED of the analog input module turns off.

Device No.	Signal Name	Description
X9	Operating condition setting completed flag	 This signal is used as an interlock condition to turn ON/OFF the Operating condition setting request (Y9) when any of the following settings has been changed. A/D conversion enable/disable setting (Un\G0) CH Average time/Average number of times/Moving average/Time constant settings (Un\G1 to Un\G8) Averaging process specification (Un\G24, Un\G25) Input signal error detection extended/input signal error detection setting (Un\G47) Warning output settings (Un\G48) Scaling enable/disable setting(Un\G53) CH scaling upper/lower limit value (Un\G62 to Un\G77) CH process alarm upper/lower limit value (Un\G62 to Un\G117) CH rate alarm warning detection period (Un\G118 to Un\G125) CH rate alarm upper/lower limit value (Un\G126 to Un\G141) CH input signal error detection setting condition setting completed flag (X9) turns OFF when operating condition setting request (Y9) is ON.
XC	Input signal error detection signal	 This signal turns ON when the analog input value falls outside the setting range set to the Input signal error detection setting value (Un\G142 to Un\G149) on any of the channels enabled for A/D conversion after the Input signal error detection is made valid. When the Input signal error detection signal turns ON The A/D conversion completed flag (Un\G10) of the corresponding channel turns OFF. The digital output value is held as at the time of error detection. The ALM LED flickers. By bringing the analog input value within the setting range and then turning ON the Error clear request (YF), the Input signal error detection signal (XC) turns OFF and the ALM LED is extinguished. When the analog input value returns to within the setting range, A/D conversion is resumed independently of whether the Input signal error detection signal (XC) is reset or not, and after the first updating, the A/D conversion completed flag (Un\G10) of the corresponding channel turns ON again. The processing, such as averaging processing or primary delay filter, starts from the first time after resumption of A/D conversion. > Performed by the HART Analog Input Module → Performed by the sequence program Input signal error detection signal (XC) is reset or not etection signal error detection signal (XC) is performed by the sequence program Input signal error detection signal (XC) Input signal error detection signal error detection signal error detection signal error detection signal (XC)

Tab. 3-6: Detailed description of the input signals (Signal direction ME1AD8HAI-Q \rightarrow CPU Module)



Device No.	Signal Name	Description
XD	Maximum value/ minimum value reset completed flag	This signal turns ON when the maximum value/minimum value stored at any of the buffer memory addresses 30 to 45 (Un\G30 to Un\G45) is reset by turning ON the Maximum value/minimum value reset request (YD). Performed by the A/D converter module Performed by the sequence program Maximum value/minimum value reset request (YD) Maximum value/minimum value reset completed flag (XD)
XE	A/D conversion completed flag	 This signal turns ON when conversion for all of the channels that are conversion enabled has been completed. When the external supply power to the ME1AD8HAI-Q switches OFF, the A/D conversion completed flag turns OFF, and A/D conversions stop with the previous digital output values being held. When the external supply power switches ON, A/D conversions resume, and as soon as all conversion-enabled channels have completed conversions, the A/D conversion completed flag turns ON. The processing, such as averaging processing or primary delay filter, starts from the first time after resumption of A/D conversion.
XF	Error flag	 The error flag turns ON when a write error occurs. To clear the error code, set the error clear request (YF) to ON. Performed by the A/D converter module Performed by the sequence program Error code(Un\G19) Error flag (XF) Error clear request (YF)

Tab. 3-7: Detailed description of the input signals (Signal direction ME1AD8HAI-Q \rightarrow CPU Module)

Output signals

Device No.	Signal Name	Description				
Y3	HART device variables access request	If data consistency for the HART device variables and device variables status (Buffer Memory Un\G240 to Un\G335) is required, turn this signal ON while accessing the variables and do not read the variables while the X3 signal is ON.				
Y9	Operating condition setting request	 Turning this signal ON makes any of the following settings valid. A/D conversion enable/disable setting (Un\G0) CH Average time/Average number of times/Moving average/Time constant settings (Un\G1 to Un\G8) Averaging process specification (Un\G24, Un\G25) Input signal error detection setting (Un\G47) Warning output settings (Un\G48) Scaling enable/disable setting(Un\G53) CH□ scaling upper/lower limit value(Un\G62 to Un\G72) CH□ rate alarm warning detection period (Un\G118 to Un\G125) CH□ rate alarm upper/lower limit value (Un\G126 to Un\G141) CH□ input signal error detection setting value (Un\G142 to Un\G149) Refer to the input X9 column for ON/OFF timing. 				
YD	Maximum value/ minimum value reset request	 Turning ON the Maximum value/minimum value reset request (YD) clears the maximum value/minimum value stored at any of the buffer memory addresses 30 to 45 (Un\G30 to Un\G45). Refer to the input XD column for ON/OFF timing. 				
YF	Error clear request	 Turn this signal ON when clearing a write error or input signal error. Refer to the field of XF or XC for the ON/OFF timing. 				

Tab. 3-8: Detailed description of the output signals (Signal direction CPU Module \rightarrow ME1AD8HAI-Q)



NOTE

3.5 Buffer Memory

The HART analog input module has a memory range assigned as a buffer for temporary storage of data, such as analog measurement values or HART device data. The PLC CPU can access this buffer and both read the stored values from it and write new values to it which the module can then process (settings for the module's functions etc).

Each buffer memory address consists of 16 bits.




Fig. 3-14: Assignments of bits to a buffer memory address

Do not write data in the "system areas" of the buffer memory. If data is written to any of the system areas, the PLC system may not be operated properly. Some of the user areas contain partially system areas. Care must be taken when reading/writing to the buffer memory.

Also, do not write data (e.g. in a sequence program) to the buffer memory area where writing is disabled. Doing so may cause malfunction.

Instructions for data exchange with the buffer memory

Communication between the PLC CPU and the buffer memory of special function modules is performed with FROM and TO instructions.

The buffer memory of a special function module can also accessed directly, e.g. with a MOV instruction. The special function module addressed in this way can be mounted on a base unit or an extension base unit but not in remote I/O stations.

Format of the device address: Un\Gn

- Un: Head address of the special function module
- Gn: Buffer memory address (decimal)

For example the device address U3\G11designates the buffer memory address 11 in the special function module with the head address 3 (X/Y30 to X/Y3F).

In this User's Manual the latter form of addressing is used throughout.

For full documentation of all the instructions with examples please refer to the Programming Manual for the A/Q series and the MELSEC System Q, art. no. 87431.

3.5.1 Buffer memory assignment

Address						
Hexa- decimal	Decimal	Descri	ption	Default	R/W ^{*1}	Reference
0н	0	A/D co	nversion enable/disable setting	0000н	R/W ^{*2}	Section 3.5.2
1н	1	CH1				
2н	2	CH2				
3н	3	CH3				
4 H	4	CH4	Average time/Average number of times/	0	R/W ^{*2}	Section
5н	5	CH5	Moving average/Time constant settings	0	n/ W	3.5.3
б н	6	CH6				
7н	7	CH7				
8н	8	CH8				
9 н	9	System	System area		_	—
Ан	10	A/D co	A/D conversion completed flag		R	Section 3.5.4
Вн	11	CH1 Di	CH1 Digital output value			
Сн	12	CH2 Di	gital output value		R	Section 3.5.5
Dн	13	CH3 Di	gital output value			
Ен	14	CH4 Di	gital output value	0		
Fн	15	CH5 Di	gital output value	0		
10н	16	CH6 Di	gital output value			
11н	17	CH7 Di	gital output value			
12н	18	CH8 Di	gital output value			
13н	19	Error co	ode	0	R	Section 3.5.6
14н	20	Setting	Setting range (CH1 to CH4)			Section
15н	21	Setting range (CH5 to CH8)		0	R	3.5.7
16н	22	<i>c</i> .				
17н	23	System area			—	_
18 н	24	Averag	ing process specification (CH1 to CH4)		D 44/*2	Section
19 ⊦	25		ing process specification (CH5 to CH8)	0	R/W ^{*2}	3.5.8

Tab. 3-9: Buffer memory assignment of ME1AD8HAI-Q (1/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled

Writing Operating	setting	———[моv	**	**	Э
request	completed				



Address							
Hexa- decimal	Decimal	Descri	ption		Default	R/W ^{*1}	Reference
1Ан	26						
to	to	System	area		—	—	—
1Dн	29						
1Ен	30	CH1	Maximum value				
1 F н	31	CITI	Minimum value				
20н	32	CH2	Maximum value				
21н	33	C112	Minimum value				
22н	34	CH3	Maximum value				
23н	35	0.15	Minimum value				
24н	36	CH4	Maximum value				
25н	37	C	Minimum value		0	R	Section
26н	38	CH5	Maximum value				3.5.9
27н	39		Minimum value				
28н	40	CH6	Maximum value				
29н	41		Minimum value				
2Ан	42	CH7	Maximum value				
2Вн	43	C	Minimum value				
2Сн	44	CH8	Maximum value				
2Dн	45		Minimum value				
2Ен	46	System	area			_	—
2 F н	47	Input s	Input signal error detection setting			R/W ^{*2}	Section 3.5.10
30н	48	Warnin	ig output setting		FFFFH	R/W ^{*2}	Section 3.5.11
31н	49	-	ignal error detectio	-	0	R	Section 3.5.12
32н	50	Warnin	ig output flag (Proc	ess alarm)	0	R	Section
33н	51	Warnin	ig output flag (Rate	e alarm)	Ű		3.5.13
34н	52	System	area		—	_	—
35н	53	Scaling	enable/disable se	tting	00FFH	R/W ^{*2}	Section 3.5.14
36н	54	CH1					
37н	55	CH2					
38н	56	CH3					
39н	57	CH4	- Scaling value		0	R	Section
3Ан	58	CH5			U U		3.5.15
3Вн	59	CH6					
3Сн	60	CH7	1				
3Dн	61	CH8					
3Ен	62	CH1	Scaling	Lower limit value	0	R/W ^{*2}	
3Гн	63		Scaling	Upper limit value	0	1.7 4	1
40н	64	CH2	Scaling	Lower limit value	0	R/W ^{*2}	Section
41н	65	CHZ	Jeaning	Upper limit value	0		3.5.16
42н	66	CH3	Scaling	Lower limit value	0	R/W ^{*2}	
43н	67		Scaling	Upper limit value	0		

Tab. 3-10: Buffer memory assignment of ME1AD8HAI-Q (2/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled



Address									
Hexa- decimal	Decimal	nal Description				R/W ^{*1}	Reference		
44 _H	68	CH4	Scaling	Lower limit value	0	R/W ^{*2}			
45н	69	CH4	Scaling	Upper limit value	0	R/ W			
46 н	70	CH5	Scaling	Lower limit value	0	R/W*2			
47н	71	Спр	Scaling	Upper limit value	0	F/ VV			
48 H	72	CLIC	Caslin a	Lower limit value	0	R/W ^{*2}	Section		
49 н	73	CH6	Scaling	Upper limit value	0	R/ W	3.5.16		
4Ан	74	CH7	Scaling	Lower limit value	0	R/W*2			
4Вн	75		Scaling	Upper limit value	0	R/W -			
4Сн	76	CH8	C and line as	Lower limit value	0	R/W ^{*2}			
4Dн	77	CH8	Scaling	Upper limit value	0	R/W -			
4 Ен	78								
to	to	System	area		_	_	_		
55н	85								
56н	86			Lower lower limit value	0				
57н	87			Lower upper limit value	0	*7	Section		
58н	88	CH1	Process alarm	Upper lower limit value	0	R/W ^{*2}	3.5.17		
59 н	89			Upper upper limit value	0				
5Ан	90			Lower lower limit value	0		1		
5В н	91	CH2		Lower upper limit value	0	D/W*2	Section		
5Сн	92		CH2	CH2	CH2	Process alarm	Upper lower limit value	0	R/W ^{*2}
5Dн	93			Upper upper limit value	0				
5Ен	94			Lower lower limit value	0				
5 F н	95	СНЗ		Lower upper limit value	0	* * * * 7	Section		
60н	96		CH3	CH3	Process alarm	Upper lower limit value	0	R/W ^{*2}	3.5.17
61н	97			Upper upper limit value	0				
62н	98			Lower lower limit value	0				
63н	99			Lower upper limit value	0	*1	Section		
64н	100	CH4	Process alarm	Upper lower limit value	0	R/W ^{*2}	3.5.17		
65н	101	1		Upper upper limit value	0				
66н	102			Lower lower limit value	0		1		
67н	103	1		Lower upper limit value	0	* 7	Section		
68н	104	CH5	Process alarm	Upper lower limit value	0	R/W ^{*2}	3.5.17		
69 н	105			Upper upper limit value	0				
6Ан	106			Lower lower limit value	0		1		
6Вн	107	CH6		Lower upper limit value	0	* 0	Section		
6Сн	108		Process alarm	Upper lower limit value	0	R/W*2	3.5.17		
6Dн	109	1		Upper upper limit value	0				
6Ен	110			Lower lower limit value	0				
6 Fн	111	1		Lower upper limit value	0	*1	Section		
70н	112	CH7	Process alarm	Upper lower limit value	0	R/W*2	3.5.17		
71н	113	1		Upper upper limit value	0				

Tab. 3-11: Buffer memory assignment of ME1AD8HAI-Q (3/16)

- *1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled W : Write enabled
- *2 When writing data to the buffer memory, always use the interlock condition (buffer memory write condition) of the following I/O signals.






Address							
Hexa- decimal	Decimal	Descri	ption		Default	R/W ^{*1}	Reference
72н	114			Lower lower limit value	0		
73н	115	СН8	Process alarm	Lower upper limit value	0	R/W ^{*2}	Section
74 H	116		Process dialiti	Upper lower limit value	0	r/ vv	3.5.17
75н	117			Upper upper limit value	0		
76н	118	CH1					
77н	119	CH2					
78н	120	CH3					
79 н	121	CH4		a data tina a suis d	0	R/W ^{*2}	Section
7Ан	122	CH5	Rate alarm warnin	ig detection period	0	R/W -	3.5.18
7Вн	123	CH6					
7Сн	124	CH7	1				
7Dн	125	CH8					
7Ен	126	CH1	Data alarra	Upper limit value	0	R/W ^{*2}	Section
7 F н	127	CHI	Rate alarm	Lower limit value	0	K/W -	
80н	128	CUD	Data alarra	Upper limit value	0	R/W ^{*2}	
81н	129	CH2	Rate alarm	Lower limit value	0		
82н	130	CUD	Data dama	Upper limit value	0	R/W ^{*2}	
83н	131	CH3	Rate alarm	Lower limit value	0		
84 _H	132	CUA	Data dama	Upper limit value	0	R/W ^{*2}	
85н	133	CH4	Rate alarm	Lower limit value	0	K/W -	
86н	134	CUE	Data dama	Upper limit value	0	R/W ^{*2}	3.5.19
87н	135	CH5	Rate alarm	Lower limit value	0	K/W -	
88 H	136	CLIC	Data dama	Upper limit value	0	R/W ^{*2}	
89 н	137	CH6	Rate alarm	Lower limit value	0	K/W -	
8Ан	138	CU 7	Data dama	Upper limit value	0	R/W ^{*2}	
8Вн	139	CH7	Rate alarm	Lower limit value	0	R/W -	
8Сн	140	<u>cue</u>		Upper limit value	0	R/W ^{*2}	
8Dн	141	CH8	Rate alarm	Lower limit value	0	R/W -	
8Ен	142	CH1		•			
8 F н	143	CH2					
90 н	144	CH3	1				
91 н	145	CH4			50	R/W ^{*2}	Section
92 н	146	CH5	input signal error	detection setting value	50	K/W -	3.5.20
93 н	147	CH6	1				
94 _H	148	CH7]				
95н	149	CH8					

Tab. 3-12: Buffer memory assignment of ME1AD8HAI-Q (4/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled

*2 When writing data to the buffer memory, always use the interlock condition (buffer memory write condition) of the following I/O signals.



__[MOV ** ** }

Address								
Hexa- decimal	Decimal	Descri	ption	Default	R/W ^{*1}	Reference		
96 н	150							
to	to	System	area	—	—	-		
9 F н	159		1					
А0н	160		CH1 to CH8 enable			0000н	R/W*2	Section 3.5.21
А1н	161	HART	Scan list			0000н	R	Section 3.5.22
А2н	162		Current cycle time			0	R	
АЗн	163		Maximum cycle tim	ne		0	R	Section 3.5.23
А4н	164		Minimum cycle tim	e		0	R	5.5.25
А5н	165							
to	to	System	area			_	_	_
AFн	175							
ВО н	176	CH1						
В1н	177	CH2						
В2 н	178	CH3						
В3н	179	CH4					R/W ^{*2}	Section
В4н	180	CH5	HART maximum re	tries		3	R/W -	3.5.24
В5н	181	CH6						
В6 н	182	CH7						
В7н	183	CH8						
В8 н	184							
to	to	System	area			_	_	_
ВЕн	190							
BFн	191	HART d	levice information re	fresh interval [seconds	5]	30	R/W ^{*2}	Section 3.5.25
С0н	192					_		_
to	to	System	area					
EFн	239							
F0 н	240		HART field device s	tatus		0000н	R	Section 3.5.26
F1н	241	1	HART extended fiel	ld device status		0000н	R	Section 3.5.27
F2н	242		HART device vari-	Primary value (PV), secondary value (SV	")	0000н	R	Section
F3H	243	1	able status	Tertiary value (TV), fourth value (FV)		0000н	R	3.5.28
F4 _H	244	CH1			Low word	0000н	_	1
F5 н	245		Durana anti-hita	Primary value (PV)	High word	7FC0н	R	
F6 н	246	1		Secondary value	Low word	0000н	2	1
F7 н	247			(SV)	High word	7FC0 н	R	Section
F8 _H	248		Process variable	Tertien welve (T)()	Low word	0000н	D	3.5.29
F9 н	249			Tertiary value (TV)	High word	7FC0н	R	
FAн	250	1		Fourth value (FV)	Low word	0000н	п	1
FBн	251			Fourth value (FV)	High word	7FC0 н	R	

Tab. 3-13: Buffer memory assignment of ME1AD8HAI-Q (5/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled W : Write enabled






Add	lress							
Hexa- decimal	Decimal	Descri	ption			Default	R/W ^{*1}	Reference
FCн	252		HART field device st	tatus		0000н	R	Section 3.5.26
FDн	253		HART extended fiel	d device status		0000н	R	Section 3.5.27
FEн	254		HART device vari-	Primary value (PV), secondary value (SV	')	0000н	R	Section
FFн	255		able status	Tertiary value (TV), fourth value (FV)		0000н	R	3.5.28
100н	256	CH2	2		Low word	0000н	- R	
101н	257			Primary value (PV)	High word	7FC0н		
102н	258			Secondary value	Low word	0000н		
103н	259		Durantestable	(SV)	High word	7FC0н	R	Section
104н	260		Process variable	Tentien (191)	Low word	0000н	c	3.5.29
105н	261			Tertiary value (TV)	High word	7FC0н	R	
106н	262				Low word	0000н	6	
107н	263			Fourth value (FV)	High word	7FC0н	R	
108н	264		HART field device st	tatus		0000н	R	Section 3.5.26
109н	265		HART extended fiel	d device status		0000н	R	Sec 3.5.27
10Ан	266		HART device vari-	Primary value (PV), secondary value (SV	')	0000н	R	Section
10Вн	267		able status Tertiary value (TV), fourth value (FV)		0000н	R	3.5.28	
10Cн	268	СНЗ		Primary value (PV)	Low word	0000н	D	_
10Dн	269	CIIS		Primary value (PV)	High word	7FC0н	R	
10Ен	270				Low word	0000н	D	
10Fн	271				High word	7FC0н	R	Section 3.5.29
110н	272		Process variable	Tertiary value (TV) High word Low word	Low word	0000н	P	
111н	273				High word	7FC0н	R	
112н	274				Low word	0000н		
113н	275			Fourth value (FV)	High word	7FC0н	R	
114н	276		HART field device st	tatus		0000н	R	Section 3.5.26
115н	277		HART extended fiel	d device status		0000н	R	Sec 3.5.27
116н	278		HART device vari-	Primary value (PV), secondary value (SV	')	0000н	R	Section
117н	279		able status	Tertiary value (TV), fourth value (FV)		0000н	R	3.5.28
118 _H	280	СНИ	CH4 P S (S Process variable		Low word	0000н	D	
119 н	281	CI 14		Primary value (PV)	High word	7FC0н	R	
11Ан	282			Secondary value	Low word	0000н	<u> </u>]
11Bн	283			(SV)	High word	7FC0н	R	Section 3.5.29
11Cн	284			le Low	Low word	0000н	Он R Он R Он R	
11Dн	285	1		Tertiary value (TV)	High word	7FC0⊦		
11Ен	286	1			Low word			-
11Fн	287	1		Fourth value (FV)	High word	7FC0н		

Tab. 3-14: Buffer memory assignment of ME1AD8HAI-Q (6/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled



Add	ress							
Hexa- decimal	Decimal	Descri	ption			Default	R/W ^{*1}	Reference
120н	288		HART field device s	tatus		0000н	R	Section 3.5.26
121н	289		HART extended fiel	d device status		0000н	R	Sec 3.5.27
122н	290		HART device vari-	Primary value (PV), secondary value (SV)		0000н	R	Section
123н	291		able status	Tertiary value (TV), fourth value (FV)		0000н	R	3.5.28
124н	292	CH5		Primary value (PV)	Low word	0000н	R	
125н	293	CIIS		Primary value (PV)	High word	7FC0 н	ĸ	
126н	294			Secondary value	Low word	0000н	D	
127 н	295			(SV)	High word	7FC0 н	R	Section
128н	296	_	Process variable	T 1 (T) 0	Low word	0000н	_	3.5.29
129 н	297	_		Tertiary value (TV)	High word	7FC0 н	R	
12А н	298				Low word	0000н		
12Bн	299			Fourth value (FV)	High word	7FC0н	R	
12Cн	300		HART field device s	tatus		0000н	R	Section 3.5.26
12Dн	301	-	HART extended fiel	d device status		0000н	R	Section 3.5.27
12Ен	302		HART device vari- able status	Primary value (PV), secondary value (SV	()	0000н	R	Section
12Fн	303			Tertiary value (TV), fourth value (FV)			R	3.5.28
130 н	304	CH6			Low word	0000н		
131н	305			Primary value (PV) High word	7FC0 н	R		
132н	306	-		(SV) High wo	Low word	0000н		Section
133н	307				High word	7FC0 н	R	
134н	308		Process variable	Tertiary value (TV)	Low word	0000н		3.5.29
135н	309				High word	7FC0 н		
136н	310	_			Low word	0000н		-
137н	311	-		Fourth value (FV)	High word	7FC0 н	R	
138н	312		HART field device s	tatus		0000н	R	Section 3.5.26
139 н	313		HART extended fiel	d device status		0000н	R	Sec 3.5.27
13Ан	314	-	HART device vari-	Primary value (PV), secondary value (SV	/)	0000н	R	Section
13 В н	315	1	able status	Tertiary value (TV), fourth value (FV)		0000н	R	3.5.28
13Сн	316	CU7		Delegander (D. f)	Low word	0000н	2	
13Dн	317		erocess variable	Primary value (PV)	High word	7FC0 н	R	
13Ен	318	1		Secondary value	Low word	0000н		Section
13Fн	319	1		(SV)	High word	7FC0 н	R	
140н	320			le Lowy	Low word	0000н	н R н R н	3.5.29
141н	321	1		Tertiary value (TV)	High word	7FC0н		
142н	322	1		Low	Low word	0000н		\dashv
143н	323	1		Fourth value (FV)	High word	7FC0н	R	

Tab. 3-15: Buffer memory assignment of ME1AD8HAI-Q (7/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled





Address								
Hexa- decimal	Decimal	Descri	ption			Default	R/W ^{*1}	Reference
144н	324		HART field device st	atus		0000н	R	Section 3.5.26
145н	325		HART extended field	d device status		0000н	R	Section 3.5.27
146н	326		HART device vari-	Primary value (PV), secondary value (SV)	0000н	R	Section
147н	327		able status	Tertiary value (TV), fourth value (FV)		0000н	R	3.5.28
148н	328	CH8			Low word	0000н	R	
149 _H	329			Primary value (PV)	High word	7FC0 н	К	
14А н	330			Secondary value	Low word	0000н	ſ	
14Bн	331		Durante de la	(SV)	High word	7FC0 н	R	Section
14Сн	332		Process variable	Tautian (T)	Low word	0000н		3.5.29
14Dн	333			Tertiary value (TV)	High word	7FC0 н	R	
14Eн	334				Low word	0000н	ſ	
14Fн	335			Fourth value (FV)	High word	7FC0 н	R	
150 н	336							
to	to	System	area			—	—	_
15Fн	351							
160н	352			Request flag		0		
161н	353			Channel	nel		D/M/*2	
162н	354			Code	de	0000н	R/W ^{*2}	Casti
163н	355	HART C	Command (Request)	Data size		0		Section 3.5.30
164н	356			Data to be sent	0	R/W ^{*2}		
to	to							
1ЕЗн	483							
1Е4н	484			•				
to	to	System	area			—	—	—
1EFн	495	1						
1F0н	496			Answer flag		0000н		
1F1н	497]		Channel		0000н	R	
1F2н	498	1		Code		0000н	п	
1F3н	499	HART C	Command (Answer)	Data size		0		Section 3.5.31
1F4н	500]						5.5.5
to	to			Received data		0	R	
273н	627]						
274н	628							
to	to	System	ystem area			—	—	—
37Fн	895]						

Tab. 3-16: Buffer memory assignment of ME1AD8HAI-Q (8/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled

*2 When writing data to the buffer memory, always use the interlock condition (buffer memory write condition) of the following I/O signals.



Э

Add	lress						
Hexa- decimal	Decimal	Descrip	otion		Default	R/W ^{*1}	Reference
380н	896						
to	to			Тад	0000н	R	
383н	899						
384н	900						
to	to			Message	0000н	R	
393н	915						-
394н	916						
to	to			Descriptor	0000н	R	
39В н	923						
39С н	924			Manufacturer ID / Expanded manufacturer ID (HART 7)	0000н	R	
39D н	925	CH1	Information about HART device	Device Type / Expanded device type (HART 7)	0000н	R	Section 3.5.32
39Ен	926]		Device ID	0000н	R	
39 Fн	927]			UUUUH	iv .	
3А0 н	928			Revisions	0000н	R	
3A1 н	929				000011		
3А2 н	930			Device function flags	0000н	R	
3А3н	931						
to	to			Long tag	0000н	R	
3В2н	946						
3В3н	947			Private label distributor code (HART 7)	0000н	R	
3В4н	948			Device profile (HART 7)	0000н	R	
3В5н	949	System	area		—	_	_
3В6н	950			Final assembly number	0000н	R	
3B7 н	951			Final assembly number	0000H	n	
3В8 н	952			Date	0000н	R	
3В9 н	953			Date	0000H	N	
3ВАн	954			Write Protect	0	R	
3ВВн	955			PV range unit code	0000н	R	
3ВСн	956]		PV Upper range value	0000н	R	
3BDн	957	1	Information about				Continu
3ВЕн	958	CH1	HART device	PV Lower range value	0000H	R	Section 3.5.32
3BFн	959	1			000011		
3C0 н	960	_	1	PV Damping value	0000н	R	
3C1н	961	_		. 5			
3C2н	962	_		Transfer function	0000н	R	
3С3н	963	_		PV Unit code	0000н	R	
3C4н	964	_		SV Unit code	0000н	R	_
3С5н	965	_		TV Unit code	0000н	R	
3С6н	966			FV Unit code	0000н	R	
3C7 н	967	System	area		—	—	—

Tab. 3-17: Buffer memory assignment of ME1AD8HAI-Q (9/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled





Add	lress						
Hexa- decimal	Decimal	Descrip	otion		Default	R/W ^{*1}	Reference
3С8н	968						
to	to			Tag	0000н	R	
ЗСВн	971						
3ССн	972						
to	to	_		Message	0000н	R	
3DBн	987	_					
3DCн	988						
to	to			Descriptor	0000н	R	
3ЕЗн	995						
3Е4н	996			Manufacturer ID / Expanded manufacturer ID (HART 7)	0000н	R	
3E5н	997	CH2	Information about HART device	Device Type / Expanded device type (HART 7)	0000н	R	Section 3.5.32
3Е6н	998]		Device ID	0000н	R	
3Е7н	999]			UUUUH	ň	
3E8 н	1000			Revisions	0000н	R	
3E9 н	1001			Nevisions	0000H	n	
ЗЕАн	1002			Device function flags	0000н	R	
ЗЕВн	1003						
to	to			Long tag	0000н	R	
3FAн	1018						
3FBн	1019			Private label distributor code (HART 7)	0000н	R	
3FCн	1020			Device profile (HART 7)	0000н	R	
3FDH	1021	System	area		_		—
3FEH	1022			Final assembly number	0000н	R	
3FFH	1023			Final assembly number	0000H	n	
400н	1024			Date	0000H	R	
401н	1025			Date	0000H	n	
402 н	1026			Write Protect	0	R	
403н	1027			PV range unit code	0000н	R	
404н	1028			PV Upper range value	0000н	R	
405н	1029	1	Information about				Continu
406н	1030	CH2	Information about HART device	PV Lower range value	0000н	R	Section 3.5.32
407 н	1031]	HART device				
408н	1032]		PV Damping value	0000н	R	
409н	1033]	Т				
40Ан	1034]		Transfer function	0000н	R	
40Вн	1035]		PV Unit code	0000н	R	
40Сн	1036			SV Unit code	0000н	R	
40Dн	1037]		TV Unit code	0000н	R	
40Ен	1038			FV Unit code	0000н	R	
40 Fн	1039	System	area		-		-

Tab. 3-18: Buffer memory assignment of ME1AD8HAI-Q (10/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled



Add	lress						
Hexa- decimal	Decimal	Descrip	otion		Default	R/W ^{*1}	Reference
410н	1040						
to	to			Тад	0000н	R	
413н	1043						
414н	1044						
to	to			Message	0000н	R	
423н	1059						
424н	1060						
to	to			Descriptor	0000н	R	
42Вн	1067						
42Сн	1068			Manufacturer ID / Expanded manufacturer ID (HART 7)	0000н	R	
42Dн	1069	CH3	Information about HART device	Device Type / Expanded device type (HART 7)	0000н	R	Section 3.5.32
42E н	1070			Device ID	0000н	R	
42Fн	1071				0000H	ň	
430н	1072			Revisions	0000н	R	
431 н	1073			NEVISIONS	0000H	n	
432н	1074			Device function flags	0000н	R	
433н	1075						
to	to			Long tag	0000н	R	
442 H	1090						
443 н	1091			Private label distributor code (HART 7)	0000н	R	
444 _H	1092			Device profile (HART 7)	0000н	R	
445 н	1093	System	area	·	_	_	_
446н	1094			Final according to the second second	0000	P	
447 н	1095			Final assembly number	0000н	R	
448 ⊦	1096			Data	0000	P	
449 _H	1097			Date	0000н	R	
44Aн	1098			Write Protect	0	R	
44Вн	1099			PV range unit code	0000н	R	
44Сн	1100]			0000	Р	
44Dн	1101			PV Upper range value	0000н	R	
44Ен	1102	СНЗ	Information about HART device		0000	D	Section 3.5.32
44Fн	1103]		PV Lower range value	0000н	R	0.0.02
450н	1104]	Т	DV Domping volue	0000H	Р	
451н	1105	1		PV Damping value	UUUUH	R	
452н	1106]		Transfer function	0000н	R]
453н	1107]		PV Unit code	0000н	R	
454н	1108	1		SV Unit code	0000н	R	-
455н	1109	1		TV Unit code	0000н	R	
456н	1110	1		FV Unit code	0000н	R	1
457н	1111	System	area		_		_

Tab. 3-19: Buffer memory assignment of ME1AD8HAI-Q (11/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled





Address							
Hexa- decimal	Decimal	Descrip	otion		Default	R/W ^{*1}	Reference
458н	1112						
to	to			Tag	0000н	R	
45Вн	1115	_					
45С н	1116	_					
to	to	_		Message	0000н	R	
46Вн	1131						
46Сн	1132	_					
to	to			Descriptor	0000н	R	
473н	1139	_	_				
474 _H	1140			Manufacturer ID / Expanded manufacturer ID (HART 7)	0000н	R	
475н	1141	CH4	Information about HART device	Device Type / Expanded device type (HART 7)	0000н	R	Section 3.5.32
476н	1142			Device ID	0000н	R	
477н	1143]			0000H	'n	
478 н	1144			Revisions	0000н	R	
479 н	1145			The visions	00004	N	
47Ан	1146			Device function flags	0000н	R	
47Вн	1147						-
to	to			Long tag	0000н	R	
48А н	1162						
48В н	1163			Private label distributor code (HART 7)	0000н	R	
48С н	1164			Device profile (HART 7)	0000н	R	
48Dн	1165	System	area		—	_	—
48Е н	1166			Final assembly number	0000н	R	
48F н	1167			Final assembly number	0000H	n	
490 н	1168			Date	0000н	R	
491 н	1169			Date	0000H	n	
492 н	1170			Write Protect	0	R	
493 н	1171			PV range unit code	0000н	R	
494 H	1172			PV Upper range value	0000н	R	
495 н	1173]	Information about		UUUUH	iv.	Castler
496 н	1174	CH4	Information about HART device	PV Lower range value	0000н	R	Section 3.5.32
497 н	1175]			UUUUH		
498 н	1176]	1	PV Damping value	0000н	R	
499 н	1177]					
49А н	1178]		Transfer function	0000н	R	
49Вн	1179]		PV Unit code	0000н	R	
49Сн	1180]		SV Unit code	0000н	R	
49 Dн	1181]		TV Unit code	0000н	R	
49Ен	1182			FV Unit code	0000н	R	
49 Fн	1183	System	area		—	—	—

Tab. 3-20: Buffer memory assignment of ME1AD8HAI-Q (12/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled



Add	lress						
Hexa- decimal	Decimal	Descrip	otion		Default	R/W ^{*1}	Reference
4 А0н	1184						
to	to	_		Тад	0000н	R	
4 А3н	1187	_					
4A4 _H	1188	_					
to	to	_		Message	0000н	R	
4 В3н	1203						-
4 В4н	1204						
to	to			Descriptor	0000н	R	
4 ВВн	1211						
4ВСн	1212			Manufacturer ID / Expanded manufacturer ID (HART 7)	0000н	R	
4BDн	1213	CH5	Information about HART device	Device Type / Expanded device type (HART 7)	0000н	R	Section 3.5.32
4ВЕн	1214			Device ID	0000н	R	
4BFн	1215				UUUUH		
4C0 н	1216			Revisions	0000н	R	
4C1н	1217			Nevisions	00004	N	
4C2	1218			Device function flags	0000н	R	
4C3н	1219						
to	to			Long tag	0000н	R	
4D2н	1234						
4D3н	1235			Private label distributor code (HART 7)	0000н	R	
4D4н	1236			Device profile (HART 7)	0000н	R	
4D5н	1237	System	area	·	_	_	_
4D6н	1238			Final accombly number	0000H	R	
4D7н	1239			Final assembly number	0000H	n	
4D8н	1240			Date	0000H	R	
4D9н	1241			Date	0000H	n	
4DAн	1242			Write Protect	0	R	
4DBн	1243			PV range unit code	0000н	R	
4DCн	1244			PV Upper range value	0000H	R	
4DDн	1245		Information about		00004	, N	Casting
4DEн	1246	CH5	HART device	PV Lower range value	0000H	R	Section 3.5.32
4DFн	1247				000011		
4E0 н	1248			PV Damping value	0000н	R	
4E1н	1249		1		000011		
4E2 н	1250			Transfer function	0000н	R	
4E3 н	1251			PV Unit code	0000н	R	
4E4н	1252			SV Unit code	0000н	R	
4E5 н	1253			TV Unit code	0000н	R	
4Ебн	1254			FV Unit code	0000н	R	
4E7 н	1255	System	area			_	—

Tab. 3-21: Buffer memory assignment of ME1AD8HAI-Q (13/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled





Add	lress						
Hexa- decimal	Decimal	Descrip	otion		Default	R/W ^{*1}	Reference
4E8 н	1256						
to	to			Тад	0000н	R	
4ЕВн	1259						
4ЕСн	1260						
to	to			Message	0000н	R	
4FBн	1275						-
4FCн	1276						
to	to			Descriptor	0000н	R	
503н	1283		_				
504н	1284			Manufacturer ID / Expanded manufacturer ID (HART 7)	0000н	R	
505н	1285	CH6	Information about HART device	Device Type / Expanded device type (HART 7)	0000н	R	Section 3.5.32
506н	1286]		Device ID	0000н	R	
507 н	1287]			UUUUH	ň	
508н	1288			Revisions	0000н	R	
509 н	1289			Revisions	0000H	n	
50Ан	1290			Device function flags	0000н	R	
50Вн	1291						
to	to			Long tag	0000н	R	
51Ан	1306						
51Bн	1307			Private label distributor code (HART 7)	0000н	R	
51Cн	1308			Device profile (HART 7)	0000н	R	
51Dн	1309	System	area	·	_	_	_
51Eн	1310			Final according to the second	0000	D	
51Fн	1311			Final assembly number	0000н	R	
520н	1312			Data	0000	P	
521н	1313			Date	0000н	R	
522н	1314			Write Protect	0	R	
523н	1315			PV range unit code	0000н	R	
524н	1316			PV Upper range value	0000н	R	
525н	1317]	In Comments I is		UUUUH	ň	
526н	1318	CH6	Information about HART device	PV Lower range value	0000н	R	Section 3.5.32
527н	1319				UUUUH	n	
528н	1320			PV Damping value	0000н	R	
529 н	1321				UUUUH	N	
52А н	1322]		Transfer function	0000н	R	
52В н	1323]		PV Unit code	0000н	R	
52С н	1324			SV Unit code	0000н	R	
52Dн	1325			TV Unit code	0000н	R	
52Ен	1326			FV Unit code	0000н	R	
52F н	1327	System	area		_	_	_

Tab. 3-22: Buffer memory assignment of ME1AD8HAI-Q (14/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled



Add	lress						
Hexa- decimal	Decimal	Descrip	otion		Default	R/W ^{*1}	Reference
530н	1328						
to	to			Тад	0000н	R	
533н	1331						
534н	1332						
to	to			Message	0000н	R	
543н	1347						
544н	1348						
to	to			Descriptor	0000н	R	
54Bн	1355						
54Сн	1356			Manufacturer ID / Expanded manufacturer ID (HART 7)	0000н	R	
54Dн	1357	CH7	Information about HART device	Device Type / Expanded device type (HART 7)	0000н	R	Section 3.5.32
54Ен	1358			Device ID	0000н	R	
54Fн	1359				0000H	n	
550 н	1360			Revisions	0000н	R	
551н	1361			The visions	00004	N	
552н	1362			Device function flags	0000н	R	
553н	1363						
to	to			Long tag	0000н	R	
562н	1378						
563н	1379			Private label distributor code (HART 7)	0000н	R	
564н	1380			Device profile (HART 7)	0000н	R	
565н	1381	System	area		—		—
566 н	1382			Final assembly number	0000н	R	
567 н	1383			Final assembly number	0000H	n	
568н	1384			Date	0000н	R	
569 н	1385			Date	0000H	N	
56А н	1386			Write Protect	0	R	
56В н	1387			PV range unit code	0000н	R	
56Сн	1388			PV Upper range value	0000н	R	
56Dн	1389		Information about		UUUUH	n	Castian
56Ен	1390	CH7	Information about HART device	PV Lower range value	0000н	R	Section 3.5.32
56Fн	1391				UUUUH		
570н	1392			PV Damping value	0000н	R	
571н	1393		Т		UUUUH	n	
572н	1394			Transfer function	0000н	R	
573н	1395			PV Unit code	0000н	R	
574н	1396			SV Unit code	0000н	R	-
575н	1397			TV Unit code	0000н	R	
576н	1398			FV Unit code	0000н	R	
577н	1399	System	area		—	_	—

Tab. 3-23: Buffer memory assignment of ME1AD8HAI-Q (15/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled





Add	Address						
Hexa- decimal	Decimal	Descrip	otion		Default	R/W ^{*1}	Reference
578н	1400						
to	to			Tag	0000н	R	
57В н	1403	_					
57Сн	1404	_					
to	to			Message	0000н	R	
58Bн	1419						-
58Cн	1420						
to	to			Descriptor	0000н	R	
593 н	1427						
594 H	1428	_		Manufacturer ID / Expanded manufacturer ID (HART 7)	0000н	R	
595н	1429	CH8	Information about HART device	Device Type / Expanded device type (HART 7)	0000н	R	Section 3.5.32
596н	1430			Device ID	0000н	R	
597 н	1431]			0000		
598 н	1432			Revisions	0000н	R	
599 н	1433				000011		
59Ан	1434			Device function flags	0000н	R	
59В н	1435						
to	to			Long tag	0000н	R	
5ААн	1450						
5АВн	1451			Private label distributor code (HART 7)	0000н	R	
5АС н	1452			Device profile (HART 7)	0000н	R	
5ADH	1453	System	area		_		—
5АЕ н	1454			Final assembly number	0000н	R	
5AFн	1455			That assembly number	0000H	n	
5В0 н	1456			Date	0000н	R	
5B1н	1457				0000H	n	
5В2 н	1458			Write Protect	0	R	
5В3н	1459	1		PV range unit code	0000н	R	
5B4н	1460	1		PV Upper range value	0000н	R	
5B5н	1461	1	Information about		0000		Section
5В6н	1462	CH8	HART device	PV Lower range value	0000н	R	Section 3.5.32
5В7 н	1463	1			000011		
5В8 н	1464	_	Т	PV Damping value	0000н	R	
5 В9 н	1465	_					
5ВА н	1466	1		Transfer function	0000н	R	
5BBн	1467	_		PV Unit code	0000н	R	
5BCн	1468	1		SV Unit code	0000н	R	
5BDH	1469	_		TV Unit code	0000н	R	
5 ВЕ н	1470			FV Unit code	0000н	R	
5BFн	1471	System	area		-	—	-

Tab. 3-24: Buffer memory assignment of ME1AD8HAI-Q (16/16)

*1 Indicates whether reading from and writing to a sequence program are enabled. R : Read enabled

W : Write enabled



3.5.2 A/D conversion enable/disable setting (Un\G0)

- Set whether to enable or disable A/D conversion for each channel.
- It is necessary to set the operating condition setting request (Y9) to ON/OFF in order to validate the A/D conversion enable/disable setting. (Refer to section 3.4.2)
- The ME1AD8HAI-Q is preset to enable A/D conversion on all channels.





Fig. 3-15: Assignment of the bits in buffer memory address 0




Example: When channels for A/D conversion are 1 and 3, 00FAH is stored into Un\G0.

Fig. 3-16: In this example A/D conversion for the channels 1 and 3 is enabled.

3.5.3 CH Average time/Average number of times/Moving average/Time constant settings (Un\G1 to Un\G8)

- Set the average time, average count, moving average count or primary delay filter time constant for each channel for which averaging processing is specified.
- To validate the setting, the operating condition setting request (Y9) must be turned ON/OFF. (Refer to section 3.4.2)
- 0 is set as the default.

Processing method	Setting value		
Time averaging	320 to 5000 (ms)		
Count averaging	4 to 500 (times)		
Moving average	2 to 60 (times)		
Primary delay filter	80 to 5000 (ms)		



NOTES

Writing a value outside the range to a channel will cause an error, storing an error code in Error code (Un\G19) and turning ON the Error flag (XF). If this occurs, A/D conversion is performed based on the setting before the error detection.

Since the default setting is 0, change it for the selected processing method.

If a value is set to a sampling-processing channel, the value is ignored.



3.5.4 A/D conversion completed flag (Un\G10)

• When A/D conversion of a conversion-enabled channel is complete, the A/D conversion completed flag is set to 1.

The A/D conversion completed flag (XE) turns ON when conversion for all A/D-conversionenabled channels is complete.

• When the operating condition setting request (Y9) is set to ON, the flag returns to the default setting of 0, and changes to 1 when A/D conversion is complete.




Fig. 3-17: Assignment of the bits in buffer memory address 10

• Example

When all A/D conversions of conversion-enabled channels 1 and 2 are completed, 0003H is stored into the buffer memory address 10 (Un\G10).




Fig. 3-18: A/D conversion of channels 1 and 2 is completed

3.5.5 CH digital output value (Un\G11 to Un\G18)

Digital values converted from analog values are stored for respective channels.




Fig. 3-19: Digital values are stored in 16-bit signed binary format

3.5.6 Write data error code (Un\G19)

An error code generated by the HART analog input module is stored here. Refer to section 6.1 for details of the error codes.

3.5.7 Setting range (Un\G20, Un\G21)

These areas are used to confirm the input ranges of respective channels. A value set in the input range setting is stored in the corresponding channel area as shown below.

	b15	to	b12	b11 to	b8	b7 1	to	b4 b3	to	b0
Un\G20		CH4		CH3		C	CH2		CH1	
Un\G21		CH8		CH7		C	CH6		CH5	

Fig. 3-20: Each buffer memory address stores the input setting range for four channels

The correlation between the input range and the settings in Un\G20 and Un\G21 is shown in the following table.

Input range	Setting value
4 to 20 (mA)	Он
0 to 20 (mA)	1н
Illegal (not allowed)	Other settings

Tab. 3-26: Input ranges of the ME1AD8HAI-Q



3.5.8 Averaging process specification (Un\G24, Un\G25)

- Specify whether to perform sampling processing or averaging processing (time averaging, count averaging, moving average, or primary delay filter) for each channel.
- To validate the setting, the operating condition setting request (Y9) must be turned ON/OFF. (Refer to section 3.4.2)

	b15	to	b12	b11	to	b8	b7 te	o b²	4 b3	to	b0
Un\G24		CH4			CH3		С	H2		CH1	
Un\G25		CH8			CH7		С	H6		CH5	

• By default, sampling processing(OH) is set for all channels.

Fig. 3-21: Each buffer memory address stores the averaging process specification for four channels

The table below shows the correlation between the settings in $Un\G24$ and $Un\G25$ and the processing method.

Processing method	Setting value
Sampling processing	0н (Default)
Time averaging	1н
Count averaging	2н
Moving average	3н
Primary delay filter	4н

Tab. 3-27: Processing methods for the ME1AD8HAI-Q

• Example

When setting channel 1 to count averaging, channel 2 to time averaging, channel 3 to primary delay filter, and channel 4 to sampling processing, store 412_H into Un\G24.

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	_
0	0	0	0	0	1	0	0	0	0	0	1	0	0	1	0	412н
	С	H4			СНЗ					H2			CH1			-
\	\/				\/ \						/	\	/			
	0				4				1				2			

Fig. 3-22: Setting example for the channels 1 to 4 (Un\G24)

NOTE

When a value outside the above setting range has been written to a channel, sampling processing is applied to the channel.

3.5.9 CH maximum value/minimum value storage area (Un\G30 to Un\G45)

- The maximum value and minimum value of converted digital values are stored in 16-bit signed binary format for each channel.
- The stored values for all channels will be cleared to 0 when the operating condition setting request (Y9) is set to ON and the setting is changed or when the maximum value/minimum value reset request (YD) is set to ON.
- The maximum and minimum values are stored at intervals of the sample processing time, even if averaging processing is specified for the channel.
- When the scaling function is enabled, maximum/minimum values after scaling conversion are stored.

3.5.10 Input signal error detection setting(Un\G47)

- This area is used to set whether the input signal error detection will be enabled or disabled for each channel.
- To validate the input signal error detection setting, the operating condition setting request (Y9) must be turned ON/OFF. (Refer to section 3.4.2)
- b15 b14 b13 b12 b11 b10 b9 b8 b7 b6 b5 b4 b3 b2 b1 b0 Un\G47 0 0 0 0 0 CH8 CH7 CH6 CH5 CH4 СНЗ 0 0 0 CH2 CH1 0: Enable Information of b8 to b15 is fixed to 0. 1: Disable
- All channels are set to disable as the default setting.

Fig. 3-23: Assignment of the bits in buffer memory address 47

• Example

To enable input signal error detection for channels 1 and 3, store 00FAH into Un\G47.




Fig. 3-24: Input signal error detection for channels 1 and 3 is enabled



3.5.11 Warning output settings (Un\G48)

- This area is used to set whether the process alarm/rate alarm warning is to be output or stopped on a channel basis.
- To validate the warning output setting, the operating condition setting request (Y9) must be turned ON/OFF. (Refer to section 3.4.2)
- By default, all channels are set to disable.




Fig. 3-25: Assignment of the bits in buffer memory address 48

• Example

When process alarm warning output is enabled for channel 7 and rate alarm warning output is enabled for channel 3, FBBFH is stored into Un\G48.

b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0	
1	1	1	1	1	0	1	1	1	0	1	1	1	1	1	1	FBBFн
CH8	CH7	CH6	CH5	CH4	CH3	CH2	CH1	CH8	CH7	CH6	CH5	CH4	СНЗ	CH2	CH1	
\			/	$\$			/	\			/	\			/	
	I	=			В				I	3			I	F		

Fig. 3-26: Rate alarm warning output is enabled for channel 3 Process alarm warning output is enabled for channel 7

3.5.12 Input signal error detection flag (Un\G49)

- If the analog input value detected falls outside the setting range set to the CH□ input signal error detection setting value (Un\G142 to Un\G149), the Input signal error detection flag for the corresponding channel turns to 1.
- By bringing the analog input value within the setting range and turning ON the Error clear request (YF), the Input signal error detection flag turns OFF.
- If an error is detected on any one of the channels for which input signal error detection is enabled, the Input signal error detection signal (XC) also turns ON.
- When the operating condition setting request (Y9) is turned ON, the Input signal error detection flag is cleared.




Fig. 3-27: Assignment of the bits in buffer memory address 49



3.5.13 Warning output flag (Un\G50, Un\51)

- If the digital output value or its varying rate falls outside the setting range set in the following buffer memory addresses, the warning output flag for the corresponding channel turns to 1:
 - CH
 process alarm upper/lower limit value (Un\G86 to Un\G117)
 - CH rate alarm upper/lower limit value (Un\G126 to Un\G141)
- For both the process alarm and rate alarm, whether the warning is for the upper or lower limit value can be checked on a channel basis.
- When the digital output value or its varying rate returns to within the setting range, the warning output flag is automatically reset.
- If a warning is detected on any one of the channels for which A/D conversion and process alarm or rate alarm warning output are enabled, the Warning output signal (X8) also turns ON.
- When the operating condition setting request (Y9) is turned ON, the warning output flag is cleared.

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Un\G50 (Process alarm)	CH8	CH8	CH7	CH7	CH6	CH6	CH5	CH5	CH4	CH4	CH3	CH3	CH2	CH2	CH1	CH1
	Upper limit value	Lower limit value	Lower limit value	Upper limit value												
															Norma Alarm	'
	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
	CH8	CH8	CH7	CH7	CH6	CH6	CH5	CH5	CH4	CH4	CH3	CH3	CH2	CH2	CH1	CH1
Un\G51 (Rate alarm)	Upper limit value	Lower limit value	Lower limit value	Upper limit value												
															Norma Alarm	'

Fig. 3-28: For each channel two bits for upper and lower limit alarms are provided

3.5.14 Scaling enable/disable setting (Un\G53)

- Whether to enable or disable the scaling function for each channel is set in this area.
- To validate the scaling function, the operating condition setting request (Y9) must be turned ON/OFF. (Refer to section 3.4.2)
- All channels are defaulted to "Disable". b15 b14 b13 b12 b11 b10 b9 b8 b6 b5 b2 b7 b4 b3 b1 Un\G53 0 0 CH8 CH7 CH6 CH5 CH4 CH3 CH2 0 0 0 0 0 0 Information of b8 to b15 is fixed to 0.




Fig. 3-29: Assignment of the bits in buffer memory address 53

NOTE


When the Scaling enable/disable setting (Un\G53) is set to "Disable", 0s are stored in the CH \square scaling value storage area (Un\G54 to Un\G61).


b0

CH1

3.5.15 CH scaling value storage area (Un\G54 to Un\G61)

- Digital output values after scaling conversion are stored for respective channels.
- Scaling conversion values are stored as 16-bit signed binaries.





3.5.16 CH scaling upper/lower limit value (Un\G62 to Un\G77)

- Set a scaling conversion range for each channel.
- To validate the setting, the operating condition setting request (Y9) must be turned ON/OFF. (Refer to section 3.4.2)
- The setting range is -32000 to 32000.

Refer to section 3.3.5 for details of the scaling function.

Setting a value outside the above setting range or a value that does not meet the inequality "Upper limit > Lower limit" will cause an error. If this occurs, an error code is stored in Error code (Un\G19) followed by ON of the Error flag (XF), and the module will operate under the setting before the error.

Since the default setting is 0, changing of the setting is required for operation.

When the Scaling enable/disable setting (Un\G53) is set to "Disable", scaling upper/lower limit values are ignored.

3.5.17 CH process alarm upper/lower limit value (Un\G86 to Un\G117)

- Set the range of the digital output value on a channel basis.
- To validate the setting, the operating condition setting request (Y9) must be turned ON/OFF. (Refer to section 3.4.2)
- The setting range is -32768 to 32767.
- Make four kinds of settings for process alarms:
 - upper upper limit value
 - upper lower limit value
 - lower upper limit value
 - lower lower limit value.
- Refer to section 3.3.4 for details of the process alarm.



NOTES

NOTES If a value outside the above setting range is set or if a value that does not satisfy the condition of "lower lower limit value \leq lower upper limit value \leq upper lower limit value \leq upper upper limit value" is set, it results in an error. An error code is stored into the Error code (Un\G19), the Error flag (XF) turns ON, and operation is performed based on the setting before the error detection.

Since the default setting is 0, changing of the setting is required for operation.

When "Enable" is set in the Scaling enable/disable setting (Un\G53), always take into account the scaling conversion before setting values.

3.5.18 CH rate alarm warning detection period (Un\G118 to Un\G125)

- Set a period, with which the varying rate of the digital output value will be checked, on a channel basis.
- To validate the setting, the operating condition setting request (Y9) must be turned ON/OFF. (Refer to section 3.4.2)
- The setting range is 80 to 5000 ms.

The value must be a multiple of the cycle time (80 ms)

• When time averaging or count averaging has been specified for averaging process specification, set the rate alarm warning detection period as a multiple of the time averaging or count averaging conversion period.

NOTE

If the count value set for the count averaging is 10, the conversion cycle for count averaging is: 10 (times) x 80 (ms) = 800 (ms) Therefore, set a multiple of 800, such as 1600 or 3200, to the rate alarm warning detection period.

- The default setting is 0 ms.
- Refer to section 3.3.4 for details of the rate alarm.
- **NOTES** If a value outside the above setting range is written to a channel, an error occurs, and an error code is stored into the Error code (Un\G19). The Error flag (XF) turns ON, and the time or count averaging or rate alarm processing is performed based on the setting before the error detection.

Since the default setting is 0, changing of the setting is required for operation.

If the upper limit value and lower limit value settings of the rate alarm are small, the warning output may turn ON due to overreaction to disturbance or like. This overreaction can be avoided by increasing the setting of the rate alarm warning detection period.

3.5.19 CH rate alarm upper/lower limit value (Un\G126 to Un\G141)

- Set the varying rate range of the digital output value on a channel basis.
- To validate the setting, the operating condition setting request (Y9) must be turned ON/OFF. (Refer to section 3.4.2)
- The setting range is -32768 to 32767 (-3276.8 to 3276.7 %). Set the value in 0.1 %/s increments.

Example: When setting the rate alarm upper limit value to 30 % per second, store 300 into the buffer memory.

• Refer to section 3.3.4 for details of the rate alarm.

3.5.20 CH input signal error detection setting value (Un\G142 to Un\G149)

- Set the value, by which an error of the input analog value will be detected, on a channel basis.
- To validate the setting, the Operating condition setting request (Y9) must be turned ON/OFF. (Refer to section 3.4.2)
- The setting range is 0 to 250 (0 to 25.0 %). Set the value in 0.1 % increments.

Example: When setting the input signal error detection setting value to 15 %, store 150 into the buffer memory.

- Based on this input signal error detection setting value, the input signal upper and lower limit values are calculated as shown below. The calculated values vary depending on the input range.
 - Input signal error detection upper limit value
 gain value of corresponding range + (gain value of corresponding range offset value of corresponding range) x (input signal error detection setting value /1000)
 - Input signal error detection lower limit value
 = offset value of corresponding range (gain value of corresponding range offset value of corresponding range) x (input signal error detection setting value /1000)
- **NOTES** Set the input signal error detection upper limit value to less than 25 mA. If the setting is 25 mA or more, the error may not be detected.

If a value outside the setting range is set, an error occurs and an error code is stored in the Error code (Un\G19). In this case, the operation is performed based on the setting before the error detection.



3.5.21 HART enable (Un\G160)

- After the bit corresponded to each channel is set, HART communication will be automatically started in the indicated channel.
- This setting is independent from the "A/D Conversion Enable/Disable" setting and the "Setting Range" setting. (The HART communication can be enabled or disabled even if the A/D conversion is disabled or the setting range is 0 to 20 mA.)




Fig. 3-31: Assignment of the bits in buffer memory address 160

3.5.22 HART scan list (Un\G161)

• After HART functionality is enabled, the ME1AD8HAI-Q will automatically detect the HART device which is connected with the enabled channel. After the device information are stored into the buffer memory, the corresponding bit in the "HART Scan list" is set. (Refer to the figures below.)




Fig. 3-32: Assignment of the bits in the HART scan list (buffer memory address 161)




Fig. 3-33: Operation when HART device is detected and missing

- When a HART device is detected, the device information is stored, the HART communication is initialized, and the corresponding bit in the HART scan list is set.
- 2 When the HART communication is interrupted due to a missing HART device, the corresponding bit in the HART scan list is reset and the HART device information is kept.




Fig. 3-34: Operation when HART functionality is disabled

- When a HART device is detected, the device information is stored, the HART communication is initialized, and the corresponding bit in the HART scan list is set.
- 2 When the HART communication is disabled, the corresponding bit in the HART scan list is reset and the HART device information is cleared.
- 3 Since the HART enable bit in Un\G160 is reset, the HART communication is stopped.

3.5.23 HART Cycle Time (Un\G162 to Un\G164)

- The current, maximum and minimum HART cycle time is stored in Un\G162, Un\G163 and Un\G164 respectively.
- The HART cycle time is the total time required for accessing each HART enabled channel or rather the time period between two accesses to the same HART channel.
- The unit of the HART cycle time is 10 ms.
- These values are reset after a power reset or PLC CPU reset.

3.5.24 HART Maximum Retries (Un\G176 to Un\G183)

- Set the maximum number of command retries for each HART channel.
- The range is 0 to 30, default is 3 retries.

3.5.25 HART device information refresh interval (Un\G191)

- Set the maximum interval in which the device information shall be read from a HART device.
- The range is 0 to 60 seconds, default is 30 seconds.
- This setting can speed up the FDT/DTM communication when changing configuration data via the DTM. The affected HART device information data is located in the buffer memory addresses Un\G896 to Un\G1470. The HART Process Variables (Un\G240 to Un\G335) are not affected, they are updated cyclically.



3.5.26 HART Field Device Status (Un\G240, Un\G252, Un\G264...)

Information about the status of the HART field device are stored in the corresponding buffer memory address (Channel 1: Un\G240, ch. 2: Un\252, ch3: Un\G264 etc.).




Fig. 3-35: Assignment of bits for HART field device error codes and status

The meaning of the bits b0 to b7 is as follows:

Bit	Meaning (when bit is set to "1")
b0	Primary variable out of limits
b1	Non-primary variable out of limits
b2	Loop current saturated
b3	Loop current fixed
b4	More status available
b5	Cold start
b6	Configuration changed
b7	Device malfunction

Tab. 3-28: HART field device status

Whether the bits b8 to b14 store information about a communication error or a command specific response code is indicated by b15:

Bit	When b15 is "1": Communication error	When b15 is "0": Command specific response code*
Dit	Meaning (when bit is set to "1")	The code is the binary value of the bits b8 to b14.
b8	—	
b9	Buffer overrun	0: No error 5: Not enough data received
b10	—	6: Device command error
b11	Checksum error	7: Write protection
b12	Framing error	16: Access restricted 32: Device busy
b13	UART overrun	64: Command not implemented
b14	Parity error	

Tab. 3-29: HART field device error codes

* Listed in this table are some commonly used codes. For the codes available for the connected HART field device, please refer to the instruction manual of the device.

3.5.27 Extended HART Field Device Status (Un\G241, Un\G253, Un\G265...)

Information about the extended status of the HART field device are stored in the corresponding buffer memory address. (Channel 1: $Un\G241$, ch. 2: $Un\253$, ch3: $Un\G265$ etc.)




Fig. 3-36: Assignment of bits for HART extended field device status

The meaning of the bits b0 to b7 is as follows:

Bit	Meaning (when bit is set to "1")	Description
b0	Maintenance required	This bit is set to indicate that, while the device has not mal- functioned, the field device requires maintenance.
b1	Device variable alert	This bit is set if any device variable is in an alarm or warning state. The host should identify the device variable(s) causing this to be set using the device variable status indicators.
b2	Critical Power Failure	For devices that can operate from stored power. This bit is set when that power is becoming critically low. For example, a device powered by a rechargable battery will set this bit if the battery voltage is becoming low. Devices must be able to sustain their network connection for at least 15 minutes from the moment when this bit is set. A device may disconnect from the network if its power level drops too low.
b3	—	-
b4	—	-
b5	_	—
b6	_	-
b7	—	-

Tab. 3-30: HART extended field device status



3.5.28 Device Variable Status (Un\G242 & Un\G243, Un\G254 & Un\G255...)

- The status of each HART device (process) variable according to the HART Command summary specification is stored in these buffer memory addresses.
- For each channel two buffer memory addresses are occupied.
- The Device Variable Status is read by HART command #9. If command #9 is not supported by the device, HART command #3 can be used instead. In this case the Device Variable Status is derived form the communication status ("Good" and "Bad" only).
- If a certain variable is not present in the device, the status is set to "bad".




Fig. 3-37: The status of up to four device variables is stored

• Each status has the following structure.




Fig. 3-38: Status structure

ltem	Description	Remark
Device Family Specific Status	Device Family depended	_
More Device Variable Status Available	 The availability of additional Device Family-specific status is stored. 1 = More Device Variable Status available 0 = More Device Variable Status not available 	This bit indicates if the Device Family Specific Status is available via the Device Family Com- mand.

 Tab. 3-31:
 Contents of the Device Variable status

ltem	Description	Remark
Limit Status	 Shows whether the Device Variable value is limited. 11 = Constant 01 = Low Limited 10 = High Limited 00 = Not Limited 	The combinations of these 4 bits within each status show the status of Device Variable's value. - For example, if the Process Data Status is
Process Data Status	The overall status of the Device or Dynamic Vari- able value is stored. • 11 = Good • 01 = Poor Accuracy • 10 = Manual/Fixed • 00 = Bad	"Manual/Fixed" and the Limit Status is "Not Limited" then the value is being manually controlled.

Tab. 3-31: Contents of the Device Variable status

3.5.29 HART Process Variables (Un\G244 to Un\G251, Un\G256 to Un\G263...)

- The HART Devices variables as transmitted with command #9 or if not available with command #3.
- Up to four Process Variables are stored per channel.
- Each Process Variable occupies two successive buffer memory addresses. They are stored as 32bit floating point numbers.
- If a certain variable is not present the corresponding buffer memory addresses are set to NaN (not a number) which is 7FC00000H.

NOTE

For a detailed description of floating point numbers please refer to the Programming Manual for the A/Q series and the MELSEC System Q, art. no. 87431.

3.5.30 HART Command Request (Un\G352 to Un\G483)

HART Command Request Flag (Un\G352)

- For execution of a HART command, the HART Command Request Flag is set to "1".
- Set the HART Command, the contents of the data buffer and data size before setting this flag.
- When the HART Command Answer Flag is "1" the HART Command Request Flag shall be reset.




Fig. 3-39: Bit 0 of the buffer memory address Un\G352 is the request flag for a HART Command

The operation for a HART Command Request and the appropriate answer is shown in the following figure.





Fig. 3-40: HART command execution chart

HART Command Request Channel (Un\G353)

 Un\G353 contains the channel number (1 to 8) to which the subsequent HART Command shall be sent.



Fia. 3-41:	The contents of the high byte of Un\G353 is fixed to "0"

• The relation between the setting value for the HART Command Request Channel and the channel No. is as follows:

Setting value	Command Request Target Channel
1	Channel 1
2	Channel 2
3	Channel 3
4	Channel 4
5	Channel 5
6	Channel 6
7	Channel 7
8	Channel 8

Tab. 3-32: Channel selection

HART Command Request Code (Un\G354)

• Stores the HART command according to HART specification or the instruction manual of the HART transmitter.

HART Command Request Data Size (Un\G355)

- Stores the amount of valid data to be sent in the HART Data Buffer (Un\G356 to Un\G483).
- The maximum setting value is 255.

HART Command Request Data (Un\G356 to Un\G483)

- Data to be sent to a HART device is stored in these 128 buffer memory addresses.
- The amount of data is determined by the Data Size (Un\G355). Surplus data is ignored.



3.5.31 HART Command Answer (Un\G496 to Un\G627)

HART Command Answer Flag (Un\G496)

• The high byte (b8 to b15) of Un\G496 forms the HART Command Acceptance Flag. As a reaction of a HART Command Request (refer to section 3.5.30), the HART device writes one of the following two values into this byte:

"0": Command not accepted or no request

"1": Command accepted

• The low byte (b0 to b7) contains the HART Command Execution Complete Flag. This byte has also only two states and is written by the HART device:

"0": Command not complete or no request "1": Command complete.



Fig. 3-42: Un\G496 is shared by the Execution Acceptance Flag and the Execution Complete Flag

HART Command Answer Channel (Un\G497)

- The channel number which has received the subsequent HART Command Answer is stored in the low byte of Un\G497.
- Range for the channel number: 1 to 8




Fig. 3-43: The low byte of Un\G497 indicates the channel No.

HART Command Answer Code (Un\G498)

• Stores the HART command from the device's answer

HART Command Answer Data Size (Un\G499)

Stores the amount of valid data in the HART Command Answer Data Buffer (Un\G500 to Un\G627).

HART Command Answer Data (Un\G500 to Un\G627)

- The received data from the device according to HART specification is stored in these 128 buffer memory addresses.
- The first two bytes are the device's status.

3.5.32 Information about HART device (Un\G896 to Un\G966, Un\G968 to Un\G1038...)

Detailed information about the connected HART devices is stored in the following areas of the buffer memory:

HART device connected to channel	Information storage area
1	Un\896 to Un\966
2	Un\968 to Un\1038
3	Un\1040 to Un\1110
4	Un\1112 to Un\1182
5	Un\1184 to Un\1254
6	Un\1256 to Un\1326
7	Un\1328 to Un\1398
8	Un\1400 to Un\1470

Tab. 3-33: Assignment of buffer memory areas

The refresh interval for the HART device information can be set in bufffer memory address Un\191 (refer to section 3.5.25).

HART Tag

- The user defined HART Tag is read by HART Command #13.
- The Tag occupies four successive buffer memory addresses.
- 8 characters in ASCII format are stored, the first character in the low byte (LSB) of the lowest address.
- End of string is filled with space characters (20H).

HART Message

- The HART Message is read by HART Command #12.
- The Message occupies 16 successive buffer memory addresses.
- 32 characters in ASCII format are stored, beginning with the first character in the low byte (LSB) of the lowest address.
- End of string is filled with space characters (20H).

HART Descriptor

- The user defined HART Descriptor is read by HART Command #13.
- The Descriptor occupies 8 successive buffer memory addresses.
- 16 characters in ASCII format are stored, starting with the first character in the low byte (LSB) of the lowest address.
- End of string is filled with space characters (20H).

HART Manufacturer ID

- This indicates the manufacturer of the HART device. The name is given as a code established by the HART Communication Foundation and set by manufacturer.
- The Manufacturer ID is read by HART Command #0
- The amount of data depends on the HART Field Communications Protocol used:
 - HART 5/6: 1 byte
 - HART 7: 2 bytes



Hart Device Type

- The Hart Device Type is set by the manufacturer and read by HART Command #0.
- The amount of data depends on the HART Field Communications Protocol used:
 - HART 5/6: 1 byte
 - HART 7: 2 bytes

HART Device ID

- The HART Device ID is read by HART Command #0.
- Two successive buffer memory addresses are reserved for the Device ID.
- The Device ID occupies 3 bytes.

HART Revisions

- The HART Revisions are set by the manufacturer and read by HART Command #0.
- The revision information occupies two successive buffer memory addresses.


Un\G928 Un\G1000 Un\G1072	b15 b14 b13 b12 b11 Device Revision Le	b10 b9 b8 evel	b7 b6 b5 b4 b3 b2 b1 b0 Universal Command Major Revision
Un\G1144 Un\G1216 Un\G1288 Un\G1360 Un\G1432			
Un\G929 Un\G1001 Un\G1073	b15 b14 b13 b12 b11 Hardware Revision Level	b10 b9 b8 Physical Signaling Code	b7 b6 b5 b4 b3 b2 b1 b0 Software Revision Level
Un\G1145 Un\G1217 Un\G1289 Un\G1361 Un\G1433			

Fig. 3-44: Various revision information is stored

HART Device Function Flags

• The HART Device Function Flags are read by HART Command #0.

	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Un\G930 Un\G1002 Un\G1074	0	0 0 0 0 0 0 0 0 HART Device Function Flags														
Un\G1146 Un\G1218 Un\G1290 Un\G1362 Un\G1434		nform	ation c	of b8 to	o b15 i:	s fixed	to 0.									



Bit	Meaning (when bit is set to "1")
b0	Multi-Sensor Field Device
b1	EEPROM Control
b2	Protocol Bridge Device
b3	IEEE 802.15.4 2.4GHz DSSS with O-QPSK Modulation
b4	—
b5	—
b6	C8psk Capable Field Device
b7	C8psk In Multi-Drop only

The meaning of the bits b0 to b7 is as follows:

Tab. 3-34: HART Device Function Flags

HART Long Tag

- The Long Tag with international (ISO Latin 1) characters allows consistent implementation of the longer tag names required by many industry users.
- The HART Long Tag is read by HART Command #20.
- The Long Tag occupies 16 successive buffer memory addresses.
- 32 characters in ASCII format are stored, beginning with the first character in the low byte (LSB) of the lowest address.
- End of string is filled with space characters (20H).

HART Private Label Distributor

- This function is available with HART 7 only.
- The HART Private Label Distributor is read by HART Command #0 and consists of 2 bytes.

HART Device Profile

- This function is available with HART 7 only.
- The HART Device Profile is read by HART Command #0.
- The information is stored in 1 byte and in accordance with the HART Common Tables Specification.



HART Final Assembly Number

- The HART Final Assembly Number is read by HART Command #16.
- Two successive buffer memory addresses are reserved for the Final Assembly Number.
- The received information is stored in 3 bytes.

HART Date

- The HART Date (date of last calibration) is read by HART Command #13.
- The received data is stored in two successive buffer memory addresses.

Un\G952	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Un\G1024			Ν	Nonth	of yea						[Day of	month	ı		
Un\G1096 Un\G1168				1											1	
Un\G1240																
Un\G1312 Un\G1384																
Un\G1456																
			1.40													
Un\G953	b15	b14	b13	b12	b11	b10	b9	b8	b7	b6	b5	b4	b3	b2	b1	b0
Un\G1025	0	0	0	0	0	0	0	0	Y	ear - 19	900 (e.	g. 200	8 = 200)8 -19(00 = 10)8)
Un\G1097										L					ı	
Un\G1169 Un\G1241 Un\G1313 Un\G1384																
Un\G1457																

Fig. 3-46: The HART Date consists of information about day, month and year

HART Write Protect

- The HART Write Protect status is read by HART Command #15.
- One of the following three values is stored:
 - Not write protected
 - Write protected
 - Write protection is not supported by the device

HART PV Range Unit Code

- The HART PV Range Unit Code is read by HART Command #15.
- The code indicates the units used for the range settings for the primary variable (PV). The code values are defined in the HART specification.

HART PV Upper and Lower Range Value

- Upper Range Value Primary Variable Value in engineering units for 20 mA point, set by user
- Lower Range Value Primary Variable Value in engineering units for 4 mA point, set by user
- The upper and lower range limits for the Primary Variable (PV) are read by command #15.
- For each range value two successive buffer memory addresses are reserved. The values are stored as 32-bit floating point numbers.

For a detailed description of floating point numbers please refer to the Programming Manual for the A/Q series and the MELSEC System Q, art. no. 87431.

HART PV Damping Value

- Damping constant for the primary variable (PV) in seconds, read by HART command #15.
- The Damping Value is stored in two successive buffer memory addresses as a 32-bit floating point number.

NOTE

NOTE

For a detailed description of floating point numbers please refer to the Programming Manual for the A/Q series and the MELSEC System Q, art. no. 87431.

HART Transfer Function

- The HART Transfer Function is read by HART command #15.
- The code values are defined in the HART specification.

HART Unit Code (PV, SV, TV and FV)

- The HART Unit Code for the process variables is read by HART Commands #3 or #9.
- The code indicates the units used for the respective data item. The code values are defined in the HART specification.



4 Setup and Procedures before Operation

4.1 Handling Precautions

- Do not drop the module or subject it to heavy impact.
- Do not remove the PCB of the module from its case. Doing so may cause the module to fail.
- Prevent foreign matter such as dust or wire chips from entering the module. Such foreign matter can cause a fire, failure, or malfunction.
- A protective film is attached to the top of the module to prevent foreign matter, such as wire chips, from entering the module during wiring.

Do not remove the film during wiring.

Remove it for heat dissipation before system operation.

• Before handling the module, touch a grounded metal object to discharge the static electricity from the human body.

Failure to do so may cause the module to fail or malfunction.

• Tighten the screws such as module fixing screws within the following ranges. Loose screws may cause short circuits, failures, or malfunctions.

Screw location	Tightening torque range		
Module fixing screw (M3 screw, optional)	0.36 to 0.48 Nm		
Terminal block screws (M3 screws)	0.42 to 0.58 Nm		
Terminal block mounting screws (M3.5 screws)	0.66 to 0.89 Nm		
Terminal block screws (At the underside of the module)	0.22 to 0.25 Nm		

Tab. 4-1: Tightening torques

• To mount the module on the base unit, fully insert the module fixing latch into the fixing hole in the base unit and press the module using the hole as a fulcrum.

Improper installation may result in a module malfunction, or may cause the module to fall off.

4.2 Setup and Procedures before Operation




Fig. 4-1: Function chart for the setup of the HART analog input module



4.3 Installation of the Module

The ME1AD8HAI-Q can be combined with a CPU module or, when mounted to a remote I/O station, with a master module for MELSECNET/H (refer to section 2.1).

CAUTION:

- Cut off all phases of the power source externally before starting the installation or wiring work.
- Always insert the module fixing latch of the module into the module fixing hole of the base unit. Forcing the hook into the hole will damage the module connector and module.
- Do not touch the conductive parts of the module directly.
- 1) After switching of the power supply, insert the module fixing latch into the module fixing hole of the base unit.
- ② Push the module in the direction of arrow to load it into the base unit.




Fig. 4-2: Module installation

③ Secure the module with an additional screw (M3 x 12) to the base unit if large vibration is expected. This screw is not supplied with the module.

4.4 Wiring

4.4.1 Wiring precautions

In order to optimize the functions of the HART analog input module and ensure system reliability, external wiring that is protected from noise is required. Please observe the following precautions for external wiring:

- Use separate cables for the AC control circuit and the external input signals of the analog input module to prevent influences of AC surge or induction.
- Do not lay cables for analog signals close to the main circuit, high-voltage power lines, or load lines. Otherwise effects of noise or surge induction are likely to take place. Keep a safe distance of more than 100 mm from the above when wiring.
- The shield wire or the shield of the shielded cable must be grounded at one end.
- Observe the following items for wiring the terminal block. Ignorance of these items may cause electric shock, short circuit, disconnection, or damage of the product:
 - Use solderless terminals for the connection. Twist the end of stranded wires and make sure there are no loose wires.
 - Solderless terminals with insulating sleeves cannot be used for the terminal block. Covering the cable-connection portion of the solderless terminal with a marked tube or an insulation tube is recommended.
 - Do not solder-plate the electric wire ends.
 - Connect only electric wires of regular size.
 - Tightening of terminal block screws should follow the torque described on the previous page.
 - Fix the electric wires so that the terminal block and connected parts of electric wires are not directly stressed.
- When wiring to the module placed on the right side of the ME1AD8HAI-Q is difficult, remove the ME1AD8HAI-Q before wiring.
- The FG terminal of ME1AD8HAI-Q must be connected to the ground certainly.

4.4.2 External wiring

The ME1AD8HAI-Q is designed for current input only. 2-wire and 4-wire-transmitters can be connected. It is also possible to mix standard (not HART enabled) analog input devices with HART devices. For HART enabled devices, no additional wiring is required since the analog input wiring is used for communication between the ME1AD8HAI-Q and the device (section 3.3.6).

To each input channel of the ME1AD8HAI-Q one HART enabled device can be connected in a pointto-point configuration. Multidrop network connection (more than one device to one channel) is not possible.

Applicable cables

Concerning to the applicable cable, refer to the HART specification for more details.

Due to the wire resistance, capacitance and length, the external power supply voltage of the ME1AD8HAI-Q is very important for correct operation of the analog transmitter. And the external power supply voltage of the ME1AD8HAI-Q should be enough for correct operation of the analog transmitter.



Calculation of the minimum system input voltage

To ensure correct operation of the HART transmitter it is useful to calculate the minimum system input voltage.

NOTE

No matter how high the calculated voltage is, the specified external power supply voltage range of the ME1AD8HA-Q must never be exceeded from 24 V DC (+20%, -15%).





Fig. 4-3: Voltage calculation

Step 1: Calculate the voltage drop by wiring: U_{Wire}

The voltage drop per meter for the specified cable will be determined by the cable characteristics, like in the table below.

Wire	Size	Cable Resistance
Metric	AWG	
0,5 mm ²	21	36.7 Ω/km
0,75 mm ²	20	25.0 Ω/km
1,0 mm ²	18	18.5 Ω/km
1,5 mm ²	16	12.3 Ω/km



U_{Wire} = Total cable length x Voltage drop per meter = Total cable length x (Cable resistance x Maximum current)

• Step 2: Calculate the minimum system voltage by external power supply: U_{System Min}

 $U_{System Min} = U_{Module} + U_{Wire} + U_{Transmitter Min}$

- U_{System Min} : Minimum system input voltage by external power supply
- U_{Module} : Voltage drop by ME1AD8HAI-Q
- U_{Transmitter Min} : Minimum HART transmitter supply voltage (refer to the HART transmitter specification)

The external power supply voltage must be more than U_{System Min}.

Example

Cable length between ME1AD8HAI-Q and HART transmitter (one way) = 100 m with 1mm² copper cable.

U_{Transmitter Min} = 12 V

• Step 1: Calculate the wiring voltage drop

The cable resistance for 1mm^2 cable is 18.5 Ω/km .

Total cable length (two ways) = 2 x 100 m = 200 m

$$\begin{split} U_{\text{Wire}} &= \text{Total cable length x (Cable resistance x Maximum current)} \\ &= 0.2 \text{ km x (18.5 } \Omega/\text{km x 20.5 mA)} \\ &= \underline{75.85 \text{ mV}} \end{split}$$

• Step 2: Calculate the minimum system voltage

 $U_{System Min} = U_{Module} + U_{Wire} + U_{Transmitter Min}$ = 9.18 V + 0.07585 V + 12 V = 21.26 V

The minimum needed system voltage for this example system is 21.26 V.

This means that the external power supply voltage must be more than 21.26 V.

Cable use case:

For distances up to 800m, 0.51mm diameter with 115 nF/km cable capacitance and 36.7 Ω /km cable resistance.



2-wire transmitter input

The power for 2-wire transmitters is supplied by the ME1AD8HAI-Q.




Fig. 4-4: Connection of a 2-wire transmitter

4-wire transmitter input




Fig. 4-5: Connection of a 4-wire transmitter

Noise filter (external power supply line filter)

A noise filter is a component which has an effect on conducted noise. It is not required to attach the noise filter to the external power supply line, however attaching it can suppress more noise.





Fig. 4-6: Noise filter connection

The precautions required when installing a noise filter are described below.


- Ground the noise filter grounding terminal to the control cabinet with the shortest wire possible.
- Do not bundle the wires on the external power supply side and ME1AD8HAI-Q side of the noise filter. When bundled, the external power supply side noise will be induced into the ME1AD8HAI-Q side wires from which the noise was filtered (refer to the below figure.).





The following noise filter is recommended.

Noise filter model	MXB-1220-33	
Maker		LAMBDA
Detect cutout	Voltage	250 V AC, 250 V DC
Rated output	Current	20 A





4.5 PLC Parameter Setting

In the PLC parameters the I/O assignment for the ME1AD8HAI-Q and the analog input range for each channel are set.

4.5.1 I/O assignment

Start GX Developer or GX IEC Developer and open up the project with the ME1AD8HAI-Q. After the selection of *Parameter* in the Project Navigator Window, double click on *PLC parameter*. The Q parameter setting window will appear. Click on the *I/O assignment* tab.

			A REAL PROPERTY AND A REAL	ice Program Boot	nie ore	1/O assignment	
1/0	Assignmen	it(*)					-
	Slot	Туре	Model nam	e Points	StartXY		
0	PLC	PLC	QCPU		•		Switch setting
1	0(*-0)	Intelli.	ME1AD8HAI-Q	32points	• 0000	Select	
2	1(*-1)		-		•		Detailed setting
3	2(*-2)		-		-		
4	3(*-3)		-		-		
5	4(*-4)		-		-		
6	5(*-5)		-		-		
7	6(*-6)		-		•	•	
L		setting blank w	s not necessary as the ill not cause an error t		ically.		
	Ba	se model name	Power model name	Extension cable	Slots	Base mode • Auto	
			1		and an and a second	C Detail	

Fig. 4-8: I/O assignment setting screen

Set the following for the slot in which the ME1AD8HAI-Q is mounted:

Type: Select "Intelli."

Model name: ME1AD8HAI-Q (Entering of the module model name is optional. The entry is used for documentation only and has no effect on the function of the module.)

Points: Select 32 points.

StartXY:Start I/O number for the ME1AD8HAI-Q. (Assigning of the I/O address is not
necessary as the address is automatically assigned by the PLC CPU.)

Select **Detailed settings** to specify the control PLC for the ME1AD8HAI-Q in a multiple CPU system. It is unnecessary to set the **Error time output mode** or **H/W error time PLC operation mode** since these settings are invalid for the ME1AD8HAI-Q.

4.5.2 Intelligent function module switch settings

The analog input range for each channel of the ME1AD8HAI-Q is selected by two "switches" in the PLC parameters. There are no switches at the module itself.

The intelligent function module switches are set using 16 bit data (4 hexadecimal digits).




Fig. 4-9: Bit assignment for one switch

In the I/O assignment setting screen (section 4.5.1) click on *Switch setting* to display the screen shown below, then set the switches as required. The switches can easily be set if values are entered in hexa-decimal. Change the entry format to hexadecimal and then enter the values.

			d intelligent function					
					Input	format	HEX.	•
ş	Slot	Туре	Model name	Switch 1	Switch 2	Switch 3	Switch 4	Switch 5 🔺
0	PLC	PLC	QCPU				6	
1	0(*-0)	Intelli.	ME1AD8HAI-Q	0000	0000	0000	0000	0000
2	1(*-1)					1		
	2(*-2)						2	

Fig. 4-10: Switch setting for intelligent function module screen

When the intelligent function module switches are not set, the default value for switches 1 to 5 is 0000H.

Switch No.		Setting item
Switch 1	Input range setting CH1 to CH4	
	CH4 CH3 CH2 CH1	Analog input range Input range setting value
		- 4 to 20 mA 0н
	Input range setting CH5 to CH8	0 to 20 mA 1н
Switch 2	СНЗ Ю СНО СН8 СН7 СН6 СН5	
Switch 3		
Switch 4	Reserved	Fixed to 0н
Switch 5		

Tab. 4-4: Switch setting item

- Setting example:
 - Analog input range CH1 and CH4: 4 to 20 mA
 - Analog input range CH2 and CH3: 0 to 20 mA

Setting value for switch 1:0110H



4.6 Setting of the HART Devices

For setting the parameters and and monitoring the status of HART devices, MX CommDTM-HART can be used.

It supports serial CPU port connection (RS-232, USB) as well as Ethernet and MELSEC networks.




Fig. 4-11: System configuration for the connection of MX CommDTM-HART to the PLC CPU




Fig. 4-12: System configuration for the Ehernet connection of MX CommDTM-HART




Fig. 4-13: Connection of MX CommDTM-HART via MELSECNET/H

• CommDTM for ME1AD8HAI-Q

It can be downloaded from the following web-site: http://www.mitsubishi-automation.com/mymitsubishi_index.html Menu "MyMitsubishi" → (Login) → "Downloads" → "Tools"

Device DTM for each HART transmitter
 Please ask the manufacturer of each HART transmitter.



5 Programming

This chapter describes the programs of the HART analog input module ME1AD8HAI-Q.

NOTE

When applying any of the program examples introduced in this chapter to the actual system, verify the applicability and confirm that no problems will occur in the system control.

5.1 Programming Procedure

In the following procedure, create a program that will execute the analog/digital conversion of the ME1AD8HAI-Q.




Fig. 5-1: Programming procedure for the ME1AD8HAI-Q

5.2 Example 1: ME1AD8HAI-Q combined with PLC CPU

The following figure shows the system configuration used for this example. Three HART enabled analog input devices are connected to a ME1AD8HAI-Q.




Fig. 5-2: In this example the ME1AD8HAI-Q is mounted on the main base unit together with an input and an output module.

Channel	Input range setting
CH1	
CH2	4 to 20 mA
CH3	
CH4 to CH8	not used

 Tab. 5-1:
 Conditions for the intelligent function module switch setting

Program conditions

- The following averaging processing specification is used for each channel.
 - CH1: Sampling processing
 - CH2: Time averaging (1000 ms)
 - CH3: Primary delay filtering (100 ms)
- CH1 uses the input signal error detection function (Refer to section 3.3.3.)
 - Input signal error detection: 10 %
- CH2 uses the warning output setting (process alarm) (Refer to section 3.3.4.)
 - Process alarm upper upper limit value: 7000
 - Process alarm upper lower limit value: 6000
 - Process alarm lower upper limit value: 1500
 - Process alarm lower lower limit value: 1000
- CH3 uses the warning output setting (rate alarm) (Refer to section 3.3.4)
 - Rate alarm warning detection period : 800 ms
 - Rate alarm upper limit value: 0.3 %
 - Rate alarm upper limit value: 0.1 %
- In the event of a write error, an error code shall be displayed in BCD format. The error code shall be reset after removal of the cause.
- A warning lamp for each channel is switched ON if the connected device is malfunctioning.



5.2.1 Before creating a program

Perform the following steps before creating a program.

Wiring of external devices

Mount the ME1AD8HAI-Q on the base unit and connect the external power supply and the external devices. For details, refer to section 4.4.




Fig. 5-3: External wiring required for this example

Intelligent function module switch setting

Based on the setting conditions given on the previous page, make the intelligent function module switch settings. Since the analog input range is 4 to 20 mA for default, no setting is necessary when a brand-new module is used. For an module used before in an other application, checking and setting of the switches is required.




Fig. 5-4: Setting of the switches 1 to 5

On GX Developer's or GX IEC Developer's **Parameter setting** screen, select the *I/O assignment* tab, click *Switch setting*, and make settings of Switch 1 to 5 as on the screen shown below (for details about the setting, refer to section 4.5.2).

					Input I	format	HEX.	•	
	Slot	Туре	Model name	Switch 1	Switch 2	Switch 3	Switch 4	Switch 5	<u> </u>
			22 Magazara (1997)	- 21	222	2 3	8		
0	PLC	PLC	QCPU						
0	PLC 0(*-0)	PLC Intelli.	ME1AD8HAI-Q	0000	0000	0000	0000	0000	
0 1 2				0000	0000	0000	0000	0000	

Fig. 5-5: Switch setting for this example

5.2.2 Program

Devi	ce	Function	Remark		
	X0	Module ready			
	Х9	Operating condition setting completed flag	7		
	XC	Input signal error detection signal	ME1AD8HAI-Q (X0 to X1F)		
	XE	A/D conversion completed flag	7		
	XF	Error flag	7		
Inputs	X20	Digital output value read command input signal			
	X21	Input signal error detection reset signal	7		
	X22	Error reset signal	QX10 (X20 to X2F)		
	X23	CH1 HART device communication request			
	X24	CH2 HART device communication request			
	X25	CH3 HART device communication request			
	Y9 Operating condition setting request				
	YF	Error clear request	ME1AD8HAI-Q (Y0 to Y1F)		
Outputs	Y30 to Y3B	Error code display (BCD 3 digits)			
Outputs	Y3C	Warning lamp: CH1 input device malfunction			
	Y3D	Warning lamp: CH2 input device malfunction	QY10 (Y30 to Y3F)		
	Y3F	Warning lamp: CH3 input device malfunction	7		
	M0, M1, M2	A/D conversion completed flags CH1 to CH3	The A/D conversion completed flags of all channels are stored in M0 to M7.		
	M12, M13	CH2 Warning output flag (Process alarm)	The warning output flags for all		
	M34, M35	CH3 Warning output flag (Rate alarm)	channels are stored in M10 to M25 resp. M30 to M45.		
	M50	CH1 Input signal error detection flag	The input signal error detection flags of all channels are stored in M50 to M57.		
Internal relays	M100, M101, M102	HART device found at CH1 to CH3	M100 to M107 are set when a HART device is detected at the channels 1 to 8.		
	M117	CH1 device malfunction	M110 to M117: Status of HART field device connected to CH1		
	M127	CH2 device malfunction	M120 to M127: Status of HART field device connected to CH2		
	M137	CH3 device malfunction	M130 to M137: Status of HART field device connected to CH3		
	D1	CH1 Digital output value			
Register	D2	CH2 Digital output value			
	D3	CH3 Digital output value			

Tab. 5-2: List of used devices



20				110)	1
0		Mov	HOF8	U0\ G0	3
		MOV	K1000	U0\ G2	3
		[
		[MOV	K100	U0\ G3	3
		[MOV	H410	U0\ G24	
		[MOV	HOFE	U0∖ G47	3
		[NOV	UGEDED	U0\ G48	
		MOV	HOFBFD		1
		[MOV	K1000	U0\ G90	3
		[MOV	K1500	U0\ G91	Э
		[MOV	K6000	U0\ G92	3
		[MOV	K7000	U0\ G93	3
		[MOV	K800	U0\ G120	
		[MOV	K3	U0\ G130	3
		[Mov	Kl	U0\ G131	-
		[MOV	K100	U0\ G142	, } (
			[SET	¥9	3
29	x9		RST	¥9	в (

Initial settings

Fig. 5-6: Initial settings performed by the sequence program

Number	Description					
0	A/D conversion enable/disable setting (CH1, CH2, CH3: enable	e)				
2	Average time / Average number of times /Move average /	CH2: Time averaging (1000 ms)				
3	Time constant settings	CH3: Primary delay filtering (100 ms)				
4	Averaging process specification (CH1: Sampling processing, CH2: Time averaging, CH3: Primary delay filtering					
6	Input signal error detection settings (CH1: Detection enabled)					
6	Warning output settings (CH2: Process alarm, CH3: Rate alarm)					
Ø	The CH2 process alarm limit values are written to the corresponding buffer memory addresses.					
8	CH3 rate alarm warning detection period (800 ms)					
9	The CH3 rate alarm limit values are written to the correspond	ling buffer memory addresses.				
0	CH1 input signal error detection setting value: 10%					
0	The operation condition setting request is turned ON.					
12	When the setting is completed, the operation condition setti	ng request is turned OFF.				

Tab. 5-3: Description of the program for the initial settings

• Communication with HART devices

The following part of the program is optional. If the HART devices are set and monitored with the tool MX CommDTM-HART, these instructions can be omitted.





Fig. 5-7: Communication with HART devices

Number	Description	Description					
0	HART enable/disable setting (CH1, CH2, CH3: HART enabled)						
0	The HART scan list is moved to the internal relays M100 to M107. Since SM400 is always ON, this MOV instruc- tion is executed in every program cycle.						
3		CH1					
4	Sending of commands to the HART device, reading of informa- tion received from the HART device etc.	CH2					
5		CH3					

Tab. 5-4: Description of the program shown above



• Reading of digital output values


Fig. 5-8: Reading of the digital output values


Number	Description		
0	The A/D conversion completed flags are moved to the internal relays M0 to M7.		
0	When the conversion is completed the digital output value for each channel is read.	CH1	
3		CH2	
4		CH3	

Tab. 5-5:Description of the program shown above










Number	Description				
0	The status of the warning output flags is moved to internal relays. Since SM400 is always ON, these MOV instructions are	The warning output flags (process alarm) are moved to the internal relays M10 to M25.			
0	executed in every program cycle.	The warning output flags (rate alarm) are moved to the internal relays M30 to M45.			
3		CH2 process alarm upper limit value warning			
4	Processing at warning occurrence	CH2 process alarm lower limit value warning			
6		CH3 rate alarm upper limit value warning			
6		CH3 rate alarm lower limit value warning			

Tab. 5-6: Description of the program shown above



• Error detection and display

Fig. 5-10: Error detection and handling

Number	Description			
0	The input signal error detection flags are read. This MOV instruction is executed in every program cycle since SM400 is always ON.			
0	Processing for an input signal error at CH1.			
3	When an input error has been detected and the reset signal (X21) is ON, the error clear request (YF) is set.			
4	In case of an error the error code is output in BCD and the error clear request (YF) is set.			
6	When there is no error indicated, the error clear request (YF) is turned OFF.			
6	The HART field device status is read and stored in internal relays (SM400 is always ON).	Status of device connected to CH1		
0		Status of device connected to CH2		
8		Status of device connected to CH3		
9	A malfunction of a HART field device is indicated by a flashing lamp. SM412 is a 1 second clock signal.	Device malfunction at CH1		
0		Device malfunction at CH2		
Û		Device malfunction at CH3		

Tab. 5-7: Description of the program shown above



5.3 Example 2: ME1AD8HAI-Q used in Remote I/O Network

System configuration




Fig. 5-11: For this example the ME1AD8HAI-Q is installed in a remote I/O station.

Channel	Input range setting
CH1 to CH3	4 to 20 mA
CH4 to CH8	not used

Tab. 5-8: Conditions for the intelligent function module switch setting

Program conditions

- The following averaging processing specification is used for each channel.
 - CH1: Sampling processing
 - CH2: Time averaging (1000 ms)
 - CH3: Primary delay filtering (100 ms)
- CH1 uses the input signal error detection function (Refer to section 3.3.3)
 - Input signal error detection: 10 %
- CH2 uses the warning output setting (process alarm) (Refer to section 3.3.4.)
 - Process alarm upper upper limit value: 7000
 - Process alarm upper lower limit value: 6000
 - Process alarm lower upper limit value: 1500
 - Process alarm lower lower limit value: 1000
- CH3 uses the warning output setting (rate alarm) (Refer to section 3.3.4.)
 - Rate alarm warning detection period : 800 ms
 - Rate alarm upper limit value: 0.3 %
 - Rate alarm upper limit value: 0.1 %
- In the event of a write error, an error code is displayed in BCD format. The error code shall be reset after removal of the cause.
- If one of the HART devices is malfunctioning, error processing is performed.

5.3.1 Before creating a program

Before creating the program, perform the steps described in section 5.2.1.

List of devices

Device		Function	Remark	
	X20	Digital output value read command input signal		
	X21	Input signal error detection reset signal		
Inputs	X22	Error reset signal		
(in main base unit)	X23	CH1 HART device communication request	QX10 (X20 to X2F)	
	X24	CH2 HART device communication request		
	X25	CH3 HART device communication request		
	X120	Module ready		
Inputs	X129	Operating condition setting completed flag		
(in remote I/O station)	X12C	Input signal error detection signal	ME1AD8HAI-Q (X120 to X13F)	
	X12E	A/D conversion completed flag	-	
	X12F	Error flag		
Outputs (in main base unit)			QY10 (Y30 to Y3F)	
Outputs	Y129	Operating condition setting request		
(in remote I/O station)	Y12F	Error clear request	ME1AD8HAI-Q (Y120 to Y13F)	
	M200	REMTO instruction is completed normally	REMTO instruction for initial set-	
	M201	REMTO instruction is completed with an error	ting of the ME1AD8HAI-Q	
	M300	REMFR instruction is completed normally	REMFR instruction for reading	
	M301	REMFR instruction is completed with an error	the HART scan list	
	M310	REMFR instruction is completed normally	REMFR instruction for reading	
	M311	REMFR instruction is completed with an error	the digital values	
	M320	REMFR instruction is completed normally	REMFR instruction for reading	
	M321	REMFR instruction is completed with an error	the input signal error status and the warnings	
	M330	REMFR instruction is completed normally	REMFR instruction for reading	
	M331	REMFR instruction is completed with an error	the error code	
Internal relays	M340	REMFR instruction is completed normally	REMFR instruction for reading	
internalitetays	M341	REMFR instruction is completed with an error	the status of HART field device connected to CH1	
	M350	REMFR instruction is completed normally	REMFR instruction for reading	
	M351	REMFR instruction is completed with an error	the status of HART field device connected to CH2	
	M360	REMFR instruction is completed normally	REMFR instruction for reading	
	M361	REMFR instruction is completed with an error	the status of HART field device connected to CH3	
	M1000	Master control instruction for the processing concerning the ME1AD8HAI-Q		
	M1001	Initial setting of ME1AD8HAI-Q requested		
	M1002	Perform initial setting of ME1AD8HAI-Q		
	M1003	Initial setting of ME1AD8HAI-Q in progress/performed		
	M1004	Read A/D conversion flags and analog values of Ch	11 to CH3	
	SB20	Module status		
	SB47	Baton pass status (host)	Link status of MELSECNET/H	
Link Devices	SB49	Host data link status	remote master station	
	SW70	Baton pass status of each station	Link status of MELSECNET/H remote I/O station (station No. 1)	
	SW74	Cyclic transmission status of each station		
	SW78	Parameter communication status of each station		
	T100	Baton pass status	Delay for network communica-	
_	T101	Data link status		
Timer	T102	Baton pass status	tion errors.	
	T103	Cyclic transmission status	4	
	T104	Parameter communication status		

Tab. 5-9:List of used devices



Device		Function	Remark		
	D1	CH1 Digital output value			
	D2	CH2 Digital output value			
	D3	CH3 Digital output value			
	D6	ME1AD8HAI-Q input signal error detection flags			
	D7, D8	Warning output flags	The warning output flags for all channels are stored in D7 (pro- cess alarms) and D8 (rate alarms).		
	D9	ME1AD8HAI-Q error code			
	D10	A/D conversion completed flags CH1 to CH7			
	D11	CH1 Digital output value	T C C C C C C C C C C C C C C C C C C C		
Register	D12	CH2 Digital output value	Temporary storage for the digi- tal values		
negistei	D13	CH3 Digital output value			
	D100	HART scan list	D100.0 to D100.7 are set when a HART device is detected at the channels 1 to 8.		
	D101	Status of HART field device connected to CH1			
	D102	Status of HART field device connected to CH2			
	D103 D1000 to D1160	Status of HART field device connected to CH3			
		Temporary storage for the parameters of the ME1AD8HAI-Q	D1000 -> Buffer memory address Un\G0, D1001 -> Un\G1, D1002 -> Un\G2 D1160 -> Un\G160		

Tab. 5-9:List of used devices

NOTE

For details on the MELSECNET/H remote I/O network, refer to the MELSECNET/H Network System Reference Manual (Remote I/O Network).

5.3.2 Network Parameter and Program


NOTE

The dedicated instructions used for reading/writing the buffer memory of the intelligent function module on a remote I/O station (REMTO and REMFR) are the execution type for which several scans are needed. Therefore, transmissions of the execution results are not synchronized with the I/O signal operations. When reading a digital output value on an analog input module after changing the operating condition during operation, be sure to read the A/D conversion completed flag (buffer memory address 10) at the same time.


Also, for the case of changing the operating condition, insert an interlock to prevent the execution of the REMFR instruction.

Network parameter setting

① Using the programming software, call up the *Network Parameter* selection box by double clicking on the highlighted option.



② When the box has been opened, select Ethernet/CCIE/MELSECNET.



This opens up the dialogue box to allow the MELSECNET module to be configured which can be seen below.

③ In the *Network type* window, click on the down arrow, to show the available selections.

	Module 1		Module 2		М
Network type	None	*	None	•	None
Starting I/O No.					
Network No.					
Total stations					
Group No.					
Station No.	2			215	
Mode		*		•	



④ Select *MNET/H (Remote-Master)* and enter the other items as shown below.

	Module 1	Module 2
Network type	MNET/H(Remote master)	None
Starting I/O No.	0000	
Network No.	1	
Total stations	1	
Group No.		
Station No.		
Mode	On line 👻	
	Network range assignment	
	Refresh parameters	
	Interrupt settings	

The dialogue box now shows the specific setting options for the module. The buttons in the bottom half of the table that are in red are for setting the mandatory parts of the module, those in magenta are optional.

(5) Click on *Network range assignment* and **Switch screens** to *XY setting*.

Setup common pa			1000000000						
e e comp e e commerci p	arameters and	d I/U assigi	nments.						
Assignment metho C Points/Start	(252)	nitoring time	200	×10ms	Para	meter nam	e 🔽		
Start/End		al slave tions	1		Swite	h screens	XYs	etting	-
2	38		M station	n -> R statio	n				M static
StationNo.		Y			Y			X	

6 Enter the following:

Start/End		tal slave tions	1		Swite	ch screens	XY s	etting	•			
			M station	n -> R statio	n		1		M station	<- R static	n	
StationNo.	Y			Y			X			X		
	Points	Start	End	Points	Start	End	Points	Start	End	Points	Start	E
- H	256	0100	01FF	256	0000	OOFF	256	0100	01FF	256	0000	00

⑦ Switch screens to BW setting and enter the following:

Start/End		al slave tions	1		Switch screens			setting	•			
	M stati	on -> R sta	ation	M stati	on <- R sta	ation	M stati	on -> R sta	ation	M stati	on <-R st	ation
StationNo.	В			В			W			W		
	Points	Start	End	Points	Start	End	Points	Start	End	Points	Start	End
1							256	0000	00FF	256	0100	01F

(8) When the settings have been made, click *End* to return to the main network parameter setting window. Note that the *Network range assignment* button has now changed to blue, indicating that changes have been made.

	Module 1	Module 2
Network type	MNET/H(Remote master)	None
Starting I/O No.	0000	
Network No.	1	
Total stations	1	
Group No.		
Station No.		
Mode	On line 👻	
	Network range assignment	[
)	Refresh parameters	
÷	Interrupt settings	

(9) Next, click on *Refresh parameters* to bring up the following dialogue. This is where the settings for the data exchange between MELSECNET/H and PLC CPU will be made. Enter the values shown below.

				Link side				202		PLC side	
	Dev. r	name	Points	Start	End		Dev.	name	Points	Start	End
Transfer SB	SB		512	0000	01FF	+	SB		512	0000	01FF
Transfer SW	SW		512	0000	01FF	+	SW		512	0000	01FF
Random cyclic	LB					+		-		-	
Random cyclic	LW					+		-			
Transfer1	LB	-	8192	0000	1FFF	+	В	-	8192	0000	1FFF
Transfer2	LW	-	8192	0000	1FFF	+	W	-	8192	0000	1FFF
Transfer3	LX	-	512	0000	01FF		X	-	512	0000	01FF
Transfer4	LY	-	512	0000	01FF	+	Y	-	512	0000	01FF
Transfer5		-				+		-			
Transfer6		-				+		-			

- When the settings have been made, click *End* to return to the main network parameter setting window.
- (1) Click *End* to check and close the main network parameter setting dialogue. These settings will be sent to the PLC next time the parameters are downloaded.



Program

• Remote I/O station status checking




Fig. 5-12: Status checking of the remote I/O station

Number	Description
0	To prevent the control from stopping even if the network detects an instantaneous error due to a cable prob- lem, noise or any other condition, the errors are delayed. Note that the above "4" and "3" represent standard values.
0	After the occurrence of a MELSECNET/H communication error, initial setting of the ME1AD8HAI-Q is required. M1003 (Initial setting of ME1AD8HAI-Q in progress/performed) is reset for preparation of the initial setting.
8	When the communication with the MELSECNET/H remote I/O station is without fault, the master control instruction is switched ON.
4	When the communication with the MELSECNET/H remote I/O station is possible and initial setting has not been performed already, the initial setting request (M1001) is set.

Tab. 5-10: Description of the program shown above

NOTE

The following program for initial setting and processing of the ME1AD8HAI-Q will only be executed if the input condition of the master control instruction is set, i.e. M1000 is "1".

42	x20 ↑	x120	<u> </u>						[PLS	M1002	Э	0
3	M1001		5						[rst	M1001	3	0
									SET	M1003	3	8
59	M1002							[MOV	HOF8	D1000	3	4
	-							[MOV	K1000	D1002	Ĵ	6
	-							[MOV	K100	D1003	Э	6
	-							—[MOV	H410	D1024	3	0
	-	-						[MOV	HOFE	D1047	3	8
	-							[MOV	HOFBFD	D1048	Э	9
	-)						[MOV	K1000	D1090	3 \	
	-							[MOV	K1500	D1091	3	
	-	-						[MOV	K6000	D1092	3	• 10
	-							[MOV	K7000	D1093	Э/	
	-							[MOV	K800	D1120	3	0
	-							[MOV	K3	D1130	3	
	-							[MOV	к1	D1131	3)	Ø
								[MOV	K100	D1142	3	ß
88	M1002	x129	¥129					[ZP.REM	TO	- <mark>ĸ</mark> 0	\rightarrow	
6	-ко →		"J1"	Kl	K1	H2	KO	D1000	K161	M200	3	(4)
110	x129	¥129	M200	M201					[SET	Y129	3	6
1 <mark>1</mark> 5	¥129	x129							[RST	¥129	3	6

• Initial settings

Fig. 5-13: Initial settings performed by the sequence program

Number	Description	
0	These three instructions are executed when a digital output	Pulse: Perform initial setting
0	read command (X20) or a request for initial setting of the	Initial setting request is reset
3	ME1AD8HAI-Q (M1001) is issued.	Initial setting in progress is set
4	A/D conversion enable/disable setting (CH1, CH2, CH3: enabled	d)
6	Average time / Average number of times /Move average /	CH2: Time averaging (1000 ms)
6	Time constant settings	CH3: Primary delay filtering (100 ms)
0	Averaging process specification (CH1: Sampling processing, CH	12: Time averaging, CH3: Primary delay filtering)

Tab. 5-11: Description of the program shown above



Number	Description
8	Input signal error detection settings (CH1: Detection enabled)
9	Warning output settings (CH2: Process alarm, CH3: Rate alarm)
0	The CH2 process alarm limit values are written to the corresponding buffer memory addresses.
0	CH3 rate alarm warning detection period (800 ms)
Ø	The CH3 rate alarm limit values are written to the corresponding buffer memory addresses.
ß	CH1 input signal error detection setting value: 10%
Ø	The parameters are written to the buffer memory of the ME1AD8HAI-Q
6	The operation condition setting request is turned ON.
ß	When the setting is completed, the operation condition setting request is turned OFF.

Tab. 5-11: Description of the program shown above

• Communication with HART devices

The following part of the program is optional. If the HART devices are set and monitored with the tool MX CommDTM-HART, these instructions can be omitted.





Fig. 5-14: Communication with HART devices

Number	Description							
0	HART enable/disable setting (CH1, CH2, CH3: HART enabled)							
0	The HART scan list is moved to the register D100. Since SM400 is always ON, this Z.REMFR instruction is exe- cuted in every program cycle.							
3		CH1						
4	Sending of commands to the HART device, reading of informa- tion received from the HART device etc.	CH2						
6		CH3						

 Tab. 5-12:
 Description of the program shown above



• Reading of digital output values

Fig. 5-15: Reading of the A/D conversion completed flags and the digital output values

Number	Description							
0	The digital output value read request is temporary stored in M1004.							
0	The A/D conversion completed flags and the CH1 to CH3 digital output values are moved into the registers D10 to D13.							
3		CH1						
4	When the A/D conversion is completed the digital output values are moved to their final destinations.	CH2						
6		CH3						

Tab. 5-13: Description of the program shown above

• Input signal error and warning (process alarm, rate alarm) occurrence status and processing at warning occurrence




Fig. 5-16: For each warning separate instructions are executed

Number	Description		
0	In every program cycle (SM400 is always ON) the status of the input signal error flags and warning output flags is moved to the registers D6 resp. D7 and D8. (D6: input signal errors, D7: process alarms, D8: rate alarms).		
0		CH2 process alarm upper limit value warning	
3	Processing at warning occurrence	CH2 process alarm lower limit value warning	
4	Processing at warning occurrence	CH3 rate alarm upper limit value warning	
6		CH3 rate alarm lower limit value warning	

Tab. 5-14: Description of the above program



• Error detection and display

75	м320 — —	M321						[Processing at error	detection	Э
96	x21 — ↑ —	x12c							[set	Y12F	3
99	x12F ↑	_[Z.REMFR	"J1"	K5	K1	Н2	K19	D9	Kl	M330	Эĺ
28	м330 — —	M331						[BCD	D9	K3Y30	Э)
33-	x22 — ↑ —	X12F							SET	Y12F	Э
36-	¥12F ─┤	x12C	X12F						[RST	Y12F	Э
40	SM400	Z.REMFR	"J1"	K6	Kl	Н2	K240	D101	Kl	M340	3
		[Z.REMFR	"J1"	K7	K1	H2	K252	D102	Kl	M350	3
		[Z.REMFR	"J1"	K8	K1	Н2	K264	D103	Kl	M360	3
98-	M340	M341	D101.7					[Processing at error	r detection	Э
03-	м350 —	M351	D102.7 ─── ↑ ──					[Processing at error	r detection	3
08-		M361	D103.7					—[Processing at error	r detection	Э
13									[MCR	NO	3

Fig. 5-17: Error detection and handling

Number	Description				
0	Processing for an input signal error at CH1. (The status of the input signal error flags has been read concur- rently with the warnings (refer to fig. 5-16))				
0	When an input error has been detected and the reset signal (X21) is ON, the error clear request (Y12F) is set.				
3	In case of an error the error code is read and stored in D9. Then the error code is output in BCD.				
4	The error clear request (Y12F) is set.				
6	When there is no error indicated, the error clear request (Y12F) is turned OFF.				
6		Status of device connected to CH1			
Ð	The HART field device status is read and stored in internal relays (SM400 is always ON).	Status of device connected to CH2			
8		Status of device connected to CH3			
9		Device malfunction at CH1			
0	 Processing when a malfunction of a HART field device is detected. 	Device malfunction at CH2			
0		Device malfunction at CH3			
Ø	Master control reset (Only when the input condition for the MC instruction (fig. 5-13) is set, the instructions between the MC and the MCR instruction are executed.)				

Tab. 5-15: Description of the error detection and handling



6 Troubleshooting

The following section explains the types of errors that may occur when the HART analog input module ME1AD8HAI-Q is used, and how to troubleshoot such errors.

6.1 Error Code List

If an error occurs in the analog input module while writing to or reading data from the programmable controller CPU, an error code is written to buffer memory address 19 (Un\G19).

Error code (decimal)	Error description	Corrective action
10□	The input range is set with an illegal value in the intelligent function module switch setting in the PLC parameter.	Set a correct parameter value in the parameter set- ting using GX Developer or GX IEC Developer. (Refer to section 4.5.)
111	Hardware error of the module.	Turn the power OFF and ON again. If the error occurs again, the module may be mal- functioning. Please consult your local Mitsubishi representative, explaining the detailed description of the problem.
112	The setting of the intelligent function module switch 5 is other than 0.	Set a correct parameter value in the parameter set- ting using GX Developer or GX IEC Developer. (Refer to section 4.5.)
13□ ^{*1}	HART communication error. The device answer is erroneous or timed out.	 Make sure the HART device's polling address is set to '0'. Check the connection to the HART device. Increase the "HART Maximum Retries" setting in
14⊡ ^{*1}	A/D converter faulty. The expected cycle time was exceeded.	the buffer memory. (Refer to section 3.5.24.) Turn the power OFF and ON again. If the error occurs again, the module may be mal- functioning. Please consult your local Mitsubishi representative, explaining the detailed description of the problem.
20□ ^{*1}	The averaging time set in Un\G1 to Un\G8 is outside the range of 320 to 5000 ms.	Re-set the averaging time setting to within 320 to 5000 ms.
30□ ^{*1}	The averaging count set in Un\G1 to Un\G8 is out- side the range of 4 to 500 times. indicates the channel number set incorrectly.	Re-set the averaging count setting to within 4 to 500 times.
31□ ^{*1}	The moving average count set in Un\G1 to Un\G8 is outside the range of 2 to 60 times.	Re-set the moving average count setting to within 2 to 60 times.
32□ ^{*1}	The time constant for the primary delay filter set in Un\G1 to Un\G8 is outside the range of 80 to 5000.	Re-set the time constant setting to within 80 to 5000.
34⊡ ^{*1}	In the CH□ rate alarm upper/lower limit value set- ting (Un\G126 to Un\G141), Lower limit ≥ Upper limit. □ indicates the channel number set incorrectly.	Re-set the CH□ rate alarm upper/lower limit value (Un\G126 to Un\G141) so that the lower limit value is smaller than the upper limit value.
6∆□ ^{*1}	The process alarm upper/lower limit value (Un\G86 to Un\G117) are set contradictorily. □ indicates the channel number set incorrectly. △ indicates the following state. 2: Lower lower limit value > lower upper limit value 3: Lower upper limit value > upper lower limit value 4: Upper lower limit value > upper upper limit value	Re-set the contents of the process alarm upper/ lower limit values (Un\G86 to Un\G117).
70□ ^{*1}	The rate alarm warning detection period (Un\G118 to Un\G125) is outside the range of 80 to 5000 ms.	Re-set the rate alarm warning detection period (Un\G118 to Un\G125) to within 80 to 5000 ms.

Tab. 6-1: Error code list

Error code (decimal)	Error description	Corrective action
71□ ^{*1}	 The rate alarm warning detection period (Un\G118 to Un\G125) is not: A multiple of the sampling cycle or A multiple of the time or count averaging conversion cycle. □ indicates the channel number set incorrectly. 	 Change the value of the rate alarm warning detection period as follows: For sampling processing: A multiple of conversion cycle For averaging processing: A multiple of time or count averaging conversion cycle
72□ ^{*1}	When the time or count averaging setting in Un\G1 to Un\G8 is changed, the rate alarm warning detec- tion period is not a multiple of the corresponding new time or count averaging conversion period. indicates the channel number set incorrectly.	Re-set the time averaging or count averaging set- ting so that the corresponding rate alarm warning detection period is a multiple of the time or count averaging conversion period.
80 ^{*1}	CH□ input signal error detection setting value (Un\G142 to Un\G149) is outside the range of 0 to 250. □ indicates the channel number set incorrectly.	Re-set the input signal error detection setting value to within 0 to 250.
90□ ^{*1}	The scaling upper/lower limit value (Un\G62 to Un\G77) is set outside the range of −32000 to 32000. □ indicates the channel number set incorrectly.	Correct the scaling upper/lower limit value within the range of -32000 to 32000 .
91□ ^{*1}	In the scaling upper/lower limit value setting (Un\G62 to Un\G77), Lower limit \geq Upper limit. \Box indicates the channel number set incorrectly.	Set them again so that the scaling upper limit value is greater than the scaling lower limit value.

Tab. 6-1: Error code list

NOTES

When two or more errors have occurred, the latest error found by the analog input module is stored.

An error described with *1 can be cleared by turning ON the error clear request (YF).



6.2 Troubleshooting using the LEDs of the Module

6.2.1 When the "RUN" LED is flashing or turned off

Check item	Corrective action
s the intelligent function module setting switch 4 set to	Using GX Developer or GX IEC Developer parameter setting, set intelligent function module setting switch 4 to "0" (Refer to section 4.5).

Tab. 6-2: When the "RUN" LED is flashing

Check item	Corrective action
Is the power being supplied?	Confirm that the supply voltage for the power supply mod- ule is within the rated range.
Is the capacity of the power supply module adequate?	Calculate the current consumption of the CPU module, I/O module and intelligent function module mounted on the base unit to see if the power supply capacity is adequate.
Has a watchdog timer error occurred?	Reset the programmable controller CPU and verify that it is lit. If the RUN LED does not light even after doing this, the module may be malfunctioning. Please consult your local Mitsubishi representative, explaining the detailed descrip- tion of the problem.
Is the module correctly mounted on the base unit?	Check the mounting condition of the module.

Tab. 6-3: When the "RUN" LED is off

6.2.2 When the "ERR." LED is on or flashing

Check item		Corrective action
Is an error being genera	ated/	Confirm the error code and take corrective action described in section 6.1.

Tab. 6-4:When the "ERR" LED is on

Check item	Corrective action
	Using GX Developer or GX IEC Developer parameter setting, set intelligent function module setting switch 5 to "0" (Refer to section 4.5).

Tab. 6-5:When the "ERR" LED is flashing

6.2.3 When the "ALM" LED is on or flashing

Check item	Corrective action
Is a warning output being generated?	Check the warning output flag (Un\G50, Un\G51).

Tab. 6-6: When the "ALM" LED is on

Check item	Corrective action
Is an input signal error being generated?	Check the input signal error detection flag (Un\G49).

Tab. 6-7:When the "ALM" LED is flashing

6.3 When the digital output values cannot be read

Check item	Corrective action
Is 24 V DC external supply power being supplied?	Check that the external supply power terminals (terminals 17 (+24 V DC) and 18 (0V)) are supplied with a 24 V DC voltage.
Is there any fault with the analog signal lines such as discon- nection or wire break?	Check for faulty condition of the signal lines by a visual check and a continuity check.
Is the CPU module in the STOP status?	Set the CPU module to the RUN status.
Is the digital output value at 4 (or 0) mA and 20 mA correct?	If the digital output values for the limits of the input range are not correct, the module may be malfunctioning. Please consult your local Mitsubishi representative, explaining the detailed description of the problem.
Is the input range setting correct?	Check the Un\G20, Un\G21 in the monitor of GX Developer or GX IEC Developer. If the input range setting is incorrect, redo the GX (IEC) Developer intelligent function module switch setting (Refer to section 4.5).
Is the A/D conversion enable/disable setting for the channel to be used set to A/D conversion disabled?	Check the ON/OFF status with Un\G0 in GX (IEC) Developer monitor and review the initial setting of the sequence pro- gram (Refer to section 3.5).
Has the operating condition setting request (Y9) been exe- cuted?	From GX Developer or GX IEC Developer, turn the operating condition setting request (Y9) from ON to OFF to check that the digital output values are stored into the Un\G11 to Un\G18. If so, review the initial setting of the sequence program (Refer to section 3.4.
Is the value set for the averaging processing specification correct?	 Time averaging: 320 to 5000 [ms] Count averaging: 4 to 500 [times] Moving averaging: 2 to 60 [times] Primary delay filter: 80 to 5000 [ms] If the above requirements are not met, 0 is stored as a digital
Is the voltage of the external power supply enough for cor- rect operation of the analog transmitter?	 output value. Check how much voltage can be supplied to the analog transmitter. If it is not enough for the analog transmitter, increase the voltage of the external power supply (maximum 28.8 V).

Tab. 6-8:Troubleshooting when the digital output values cannot be read

The module may be faulty if the digital output values cannot be read after proper corrective actions have been taken according to the above check items. Please consult your local Mitsubishi representative, explaining the detailed description of the problem.

6.3.1 When A/D conversion completed flag does not turn ON

Check item	Corrective action
Is 24 V DC external supply power being supplied?	Check that the external supply power terminals (terminals 17 (+24 V DC) and 18 (0V)) are supplied with a 24 V DC voltage.
Is an input signal error being generated?	Check the input signal error detection flag (Un\G49).

 Tab. 6-9:
 Troubleshooting when the A/D conversion completed flag does not turn ON



NOTE

6.4 Checking the Analog Input Module Status

When the analog input module detail information is selected in GX Developer or GX IEC Developer system monitor, error code, LED ON status and status of the intelligent function module switch setting can be checked.

• Operating GX Developer

In the Diagnostics menu select System monitor.

• Operating GX IEC Developer

In the *Debug* menu select *System monitor*.

stalleu s	tatus										Base	
- C		0	1	2	3	4	i i	L L			Base M	lodule
Ű.	MasterPLC->		2	- <u>2</u> 2	12	2	j j		<u> </u>			Main base
		0000				1100000						C Extension base
Po	u	E1AD	Unmo unti	unti	unti	unti						C Extension base
PP	Q02HCPU	8HAI- Q	ng	ng	ng	ng						C Extension base
	10	32pt										C Extension base
												C Extension base
												C Extension base
_			¦		· ·		C. C.	- C				
ramete	status										- Mode-	C Extension base
ramete	status 1/0 Address	0	20	30	40	50						Extension base
iramete		0	20	30	40	50					G Sy	
Por	Ve Q02HCPL	0 Intelli gent	1 None	2 None	3 None	4 None					G Sy	ustem monitor
Pol	Ve Q02HCPL	0 Intelli	1 None	2 None	3	4						ustem monitor nline module change Diagnostics
Por	Ve Q02HCPL	0 Intelli gent	1 None	2 None	3 None	4 None						ustem monitor nline module change
Pours	Ve Q02HCPL	0 Intelli gent	1 None	2 None	3 None	4 None						ustem monitor nline module change Diagnostics odule's Detailed Information
Por	Ve Q02HCPL	0 Intelli gent 32pt	1 None	2 None 16pt	3 None	4 None	Module wa	ming		ðtart monitor		ystem monitor nline module change Diagnostics Didule's Detailed Information Base Information

Fig. 6-1: The System Monitor displays comprehensive information of the connected PLC

For further information about a module, click on the module and then click *Module Detailed Infor-mation*.

I/D Address 0 Implementation Position Main Base OSlot Module Information Module access Possible I/O Clear / Hold Settings Fuse Status Noise Filter Setting Status of I/O Address Verify Agree Input Type Remote password setting status Remote password setting status Error Display Present Error Display format O DEC Error Contents - Disposel The display sequence of the error history is from the oldest error. The latest error is displayed in the line as under. Image: Contents. Disposal: Image: Contents. Image: Contents. Image: Contents.	Module Module Name	026ME1AD8HAI-Q	Product information 1108100	00000000 - B
Module Information Module access Possible I/O Clear / Hold Settings Fuse Status Noise Filter Setting Status of I/O Address Verify Agree Input Type Remote password setting status Remote password setting status Error Display No. Error Code Present Error Display format © DEC The display sequence of the error history is from the oldest error. The latest error is displayed in the line as under. Error contents - Disposel Contents:				
Module access Possible I/O Clear / Hold Settings Fuse Status Noise Filter Setting Status of I/O Address Verify Agree Input Type Remote password setting status Remote password setting status Error Display Present Error No Error Display format Error Code Present Error Error History Error contents - Disposal The latest error is displayed in the line as under. Disposal:		n Main Base OSlot		
Fuse Status Noise Filter Setting Status of I/D Address Verify Agree Input Type Remote password setting status Remote password setting status Error Display No. Error Code Present Error Display format Image: Status of I/D Address Verify Agree Image: Status of I/D Address Verify Remote password setting status Error Display Image: Status of I/D Address Verify Present Error Display format Image: Status of I/D Address Verify Agree Image: Status of I/D Address Verify Status of Image: Status of I/D Address Verify Agree Image: Status of I/D Address		Develue		
Status of I/D Address Verify Agree Input Type Remote password setting status Error Display No. Error Code Present Error No Error Display format The display sequence of the error history is from the oldest error. The display sequence of the error history is from the oldest error. The latest error is displayed in the line as under. Error contents - Disposal Contents:				
Image: Contents - Display Present Error No Error Display format Image: Contents - Display Image: Contents - Display format Image: Contents - Display format Image: Contents - Display Image: Contents - Display format Image: Contents - Display format Image: Contents - Display Image: Contents - Display Image: Contents - Display format Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display Image: Contents - Display - D				
No. Error Code Present Error No Error Error History Image: Contents - Disposel	Status of 170 Address v	reniy Agree		
No. Error Code Present Error No Error Error History Image: Contents - Disposel	Error Display			
Error History HEX C DEC Error History The display sequence of the error history is from the oldest error. The latest error is displayed in the line as under. Error contents Disposal			or Display forma	ət
Error contents - Disposal Contents: Disposal	No. Chorcode	1.100011121101	• HEX	O DEC
Error contents - Disposal Contents: Disposal Disposal:		E	rror History	
Error contents - Disposal Contents: Disposal Disposal:		The display sequer	nce of the error history is from the	oldest error.
Contents:				
Contents:	- Error contents - Dispo	sal		
Disposal:				
				-
				*
	Disposal:			*
<u> </u>				
				<u>×</u>
	-			

Fig. 6-2: Detailed information on the selected module allow an easy and quick troubleshooting

Contents of Module Detail Information

- Module
 - Module Name: Shows the designation of the module, e.g. ME1AD8HAI-Q
 - I/O Address: Head address of the module
 - Implementation Position: Shows whether the module is mounted to the main base or to an extension base and the position of the module.
 - Product information: Serial No. of the module. The letter shows the function version.
- Module Information
 - Module access: Shows whether the module is ready or not.
 - Fuse status: Not relevant for the HART analog input module ME1AD8HAI-Q.
 - Status of I/O Address Verify: Indicates whether the parameter set module and the installed module are identical.
 - I/O Clear / Hold Settings, Noise Filter Setting, etc.: Not relevant for the ME1AD8HAI-Q.
- Error Display
 - Checking the error code

The error code stored in buffer memory address 19 (UnG19) of the ME1AD8HAI-Q is displayed in the **Present Error** field.

When the *Error History* button is pressed, the contents displayed in the **Present Error** field is displayed in the No. 1 field.



Index

Numerics

2-wire transmitter														4-7	
4-wire transmitter	•	•		• •									•	4-7	

Α

A/D conversion
Completed flag (buffer memory)3-41
Completed flag (input signal)
Enable/disable setting
Setting range 3-42
Accuracy
ALM LED6-3
Average number of times setting 3-40
Average time setting
Averaging process specification

В

Buffer memory

Overview	 	 3-24
Structure	 	 3-23

С

Count averaging
Average number of times setting
Overview
Current input characteristics

D

Digital output value	
Storage in buffer memory	

Е

Enable/disable setting
A/D conversion
HART communication
Process alarm
Rate alarm
Scaling function
Warning output
ERR. LED
Error clear request (output signal)3-22
Error code list
Error flag (input signal) 3-21

	F	
Function version		 2-4

Н

HART

HART function

Applicable cables	4-4
Command answer	3-59
Communication enable/disable setting	3-51
Device variable status	3-55
Extended field device status	3-54
Field device status	3-53
Information about HART devices	3-60
Process variables	3-56
Scan list	3-51
Write data error code	3-42
HART Master function	3-16

I

Input signal
A/D conversion completed
Error flag
HART device variables access flag3-19
Maximum/minimum value reset completed 3-21
Module ready
Operating condition setting completed3-20
Warning
Input signal error detection
Flags in buffer memory
Input
Overview
Setting
Setting value
Input voltage
Intelligent function module parameter setting 4-9
Intelligent function module setting switches 4-10

LEDs
ALM6-3
ERR6-3
Overview
RUN6-3

L

М

Maximum value hold function	-9
Maximum/minimum value	
Reset completed flag 3-	21
Reset request (output signal) 3-2	
Storage area 3-	
ME1AD8HAI-Q	
Accuracy	-4
Dimensions 3	-5
I/O assignment 4	-9
I/O characteristics 3	
Installation 4	-3
Intelligent function module switch settings 4-	10
LEDs	-1
Parameter setting 4	-9
Specifications 3	-3
MELSEC System Q CPU modules 2	-1
MELSECNET/H remote I/O station 2	-2
Minimum value hold function 3	-9
Module ready (input signal) 3-	19
Moving average	
Overview	-7
Setting	40
Multiple CPU system 2	-2
MX CommDTM-HART 4-	11

Ν

Noise filter 4-8

0

Online module change	. 2-2
Operating condition	
Setting completed flag	3-20
Setting request (output signal)	3-22
Output signal	
Error clear request	3-22
HART device variables access request	3-22
Maximum/minimum value reset request	3-22
Operating condition setting request	3-22

Ρ

Primary delay filter	
Overview	. 3-8
Time constant setting	3-40
Process alarm	
Overview	3-11
Upper/lower limit value	3-48
Warning output signal	3-19



R

Rate alarm
Overview
Upper/lower limit value
Warning detection period
RUN LED

S

Sampling processing
Enable/disable settings
Overview
Scaling value storage area
Upper /lower limit value
Setting range
Switch settings for intelligent function module . 4-10
System monitor6-5

Т

Time averaging
Overview
Setting
Troubleshooting6-3

Upper/lower limit value
Process alarm
Rate alarm
Scaling function
W
Warning output

U

Warning output
Enable/disable settings
Flags in buffer memory
Overview
Wiring
2-wire transmitter4-7
4-wire transmitter4-7





	HEADQUARTE	RS
	HI ELECTRIC EUROPE B.V.	EUROPE
German E Gothaer S		
	Ratingen	
	49 (0)2102 / 486-0	
	(0)2102 / 486-1120	
	HI ELECTRIC EUROPE B.V. C	7FCH REPUBLIC
Czech Bra		
	siness Park, Radlická 714	'113a
	0 Praha 5	
	420 (0)251 551 470	
Fax: +420	0 (0)251-551-471	
MITSUBIS	HI ELECTRIC EUROPE B.V.	FRANCE
French Br		
	vard des Bouvets	
	Nanterre Cedex	
	33 (0)1 / 55 68 55 68	
	(0)1/55685757	
	HI ELECTRIC EUROPE B.V.	IRELAND
Irish Bran Westgate		*
westgate IRL-Dub	Business Park, Ballymour	it.
	353 (0)1 4198800	
	3 (0)1 4198890	
	HI ELECTRIC EUROPE B.V.	ITALY
Italian Bra		TIALI
Viale Coll		
	Agrate Brianza (MI)	
	39 039 / 60 53 1	
Fax: +39	039 / 60 53 312	
MITSUBIS	HI ELECTRIC EUROPE B.V.	SPAIN
Spanish B		
	de Rubí 76-80	
	Sant Cugat del Vallés (
	02 131121 // +34 935653	131
	935891579	
	HI ELECTRIC EUROPE B.V.	UK
UK Branc		
Travellers	ield, Herts. AL10 8XB	
	44 (0)1707 / 27 61 00	
	(0)1707 / 27 86 95	
	HI ELECTRIC CORPORATION	JAPAN
	wer "Z" 14 F	JAPAN
	ome, Harumi Chuo-Ku	
Tokyo 10		
Phone: +	81 3 622 160 60	
	3 622 160 75	
MITSUBIS	HI ELECTRIC AUTOMATION	, Inc. USA
	prate Woods Parkway	,
	Hills, IL 60061	
Phone: +	1 847 478 21 00 47 478 22 53	

EUROPEAN REPRESENTATIVES GEVA AUSTRIA Wiener Straße 89 AT-2500 Baden Phone: +43 (0)2252 / 85 55 20 Fax: +43 (0)2252 / 488 60 TEHNIKON BELARUS Oktyabrskaya 16/5, Off. 703-711 **BY-220030 Minsk** Phone: +375 (0)17 / 210 46 26 Fax: +375 (0)17 / 210 46 26 ESCO DRIVES & AUTOMATION BELGIUM Culliganlaan 3 BE-1831 Diegem Phone: +32 (0)2 / 717 64 30 Fax: +32 (0)2 / 717 64 31 Koning & Hartman b.v. BELGIUM Woluwelaan 31 BE-1800 Vilvoorde Phone: +32 (0)2 / 257 02 40 Fax: +32 (0)2 / 257 02 49 INEA BH d.o.o. **BOSNIA AND HERZEGOVINA** Aleia Lipa 56 BA-71000 Sarajevo Phone: +387 (0)33 / 921 164 Fax: +387 (0)33 / 524 539 AKHNATON BULGARIA 4 Andrej Ljapchev Blvd. Pb 21 **BG-1756 Sofia** Phone: +359 (0)2 / 817 6004 Fax: +359 (0)2 / 97 44 06 1 INEA CR d.o.o. CROATIA Losiniska 4 a HR-10000 Zagreb Phone: +385 (0)1/36940-01/-02/-03 Fax: +385 (0)1 / 36 940 - 03 AutoCont C.S. s.r.o. CZECH REPUBLIC Technologická 374/6 **CZ-708 00 Ostrava-Pustkovec** Phone: +420 595 691 150 Fax: +420 595 691 199 B:TECH A.S. **CZECH REPUBLIC** U Borové 69 CZ-58001 Havlíčkův Brod Phone: +420 (0)569 777 777 Fax: +420 (0)569-777 778 Beijer Electronics A/S DENMARK Lykkegårdsvej 17, 1. DK-4000 Roskilde Phone: +45 (0)46/757666 Fax: +45 (0)46 / 75 56 26 Beijer Electronics Eesti OÜ ESTONIA Pärnu mnt 160i EE-11317 Tallinn Phone: +372 (0)6 / 51 81 40 Fax: +372 (0)6 / 51 81 49 Beijer Electronics OY FINLAND Jaakonkatu 2 **FIN-01620 Vantaa** Phone: +358 (0)207 / 463 500 Fax: +358 (0)207 / 463 501 UTECO A.B.E.E. GREECE 5, Mavrogenous Str. GR-18542 Piraeus Phone: +30 211 / 1206 900 Fax: +30 211 / 1206 999 MELTRADE Ltd. HUNGARY Fertő utca 14. HU-1107 Budapest Phone: +36 (0)1 / 431-9726 Fax: +36 (0)1 / 431-9727 **Beijer Electronics SIA** LATVIA Vestienas iela 2 **LV-1035 Riga** Phone: +371 (0)784 / 2280 Fax: +371 (0)784 / 2281 LITHUANIA **Beijer Electronics UAB** Savanoriu Pr. 187 LT-02300 Vilnius Phone: +370 (0)5 / 232 3101 Fax: +370 (0)5 / 232 2980

EUROPEAN REPRESENTATIVES ALFATRADE Ltd. MALTA 99. Paola Hill Malta- Paola PLA 1702 Phone: +356 (0)21 / 697 816 Fax: +356 (0)21 / 697 817 INTEHSIS srl MOLDOVA bld. Traian 23/1 MD-2060 Kishinev Phone: +373 (0)22 / 66 4242 Fax: +373 (0)22 / 66 4280 HIFLEX AUTOM.TECHNIEK B.V. NETHERLANDS Wolweverstraat 22 NL-2984 CD Ridderkerk Phone: +31 (0)180 - 46 60 04 Fax: +31 (0)180 - 44 23 55 Koning & Hartman b.v. NETHERLANDS Haarlerbergweg 21-23 NL-1101 CH Amsterdam Phone: +31 (0)20 / 587 76 00 Fax: +31 (0)20 / 587 76 05 Beijer Electronics AS NORWAY Postboks 487 NO-3002 Drammen Phone: +47 (0)32 / 24 30 00 Fax: +47 (0)32 / 84 85 77 MPL Technology Sp. z o.o. POLAND UI. Krakowska 50 PL-32-083 Balice Phone: +48 (0)12 / 630 47 00 Fax: +48 (0)12 / 630 47 01 Sirius Trading & Services srl Aleea Lacul Morii Nr. 3 ROMANIA RO-060841 Bucuresti, Sector 6 Phone: +40 (0)21 / 430 40 06 Fax: +40 (0)21 / 430 40 02 Craft Con. & Engineering d.o.o. SERBIA Bulevar Svetog Cara Konstantina 80-86 SER-18106 Nis Phone: +381 (0)18 / 292-24-4/5 Fax: +381 (0)18 / 292-24-4/5 INEA SR d.o.o. SERBIA Izletnicka 10 SER-113000 Smederevo Phone: +381 (0)26 / 617 163 Fax: +381 (0)26 / 617 163 AutoCont Control s.r.o. SLOVAKIA Radlinského 47 SK-02601 Dolny Kubin Phone: +421 (0)43 / 5868210 Fax: +421 (0)43 / 5868210 CS MTrade Slovensko, s.r.o. SLOVAKIA Vajanskeho 58 **SK-92101 Piestany** Phone: +421 (0)33 / 7742 760 Fax: +421 (0)33 / 7735 144 SLOVENIA INFA d o o Steane 11 **SI-1000 Ljubljana** Phone: +386 (0)1 / 513 8100 Fax: +386 (0)1 / 513 8170 Beijer Electronics AB SWEDEN Box 426 SE-20124 Malmö Phone: +46 (0)40 / 35 86 00 Fax: +46 (0)40 / 35 86 02 SWITZERLAND Fconotec AG Hinterdorfstr. 12 CH-8309 Nürensdorf Phone: +41 (0)44 / 838 48 11 Fax: +41 (0)44 / 838 48 12 GTS TURKEY Bayraktar Bulvari Nutuk Sok. No:5 TR-34775 Yukari Dudullu-Umranive-ISTANBUL Phone: +90 (0)216 526 39 90 Fax: +90 (0)216 526 3995 CSC Automation Ltd. UKRAINE 4-B. M. Raskovovi St. UA-02660 Kiev Phone: +380 (0)44 / 494 33 55 Fax: +380 (0)44 / 494-33-66

EURASIAN REPRESENTATIVES Kazpromautomatics Ltd. KAZAKHSTAN Mustafina Str. 7/2 KAZ-470046 Karaganda Phone: +7 7212 / 50 11 50 Fax: +7 7212 / 50 11 50 MIDDLE EAST REPRESENTATIVES ILAN & GAVISH Ltd. ISRAEL 24 Shenkar St Kirvat Arie IL-49001 Petah-Tiqva Phone: +972 (0)3 / 922 18 24 Fax: +972 (0)3 / 924 0761 TEXEL ELECTRONICS Ltd. ISRAEL 2 Ha´umanut, P.O.B. 6272 **IL-42160 Netanya** Phone: +972 (0)9 / 863 39 80 Fax: +972 (0)9 / 885 24 30 **CEG INTERNATIONAL** LEBANON Cebaco Center/Block A Autostrade DORA Lebanon - Beirut Phone: +961 (0)1 / 240 430 Fax: +961 (0)1 / 240 438

AFRICAN REPRESENTATIVE CBI Ltd. SOUTH AFRICA Private Bag 2016 ZA-1600 Isando Phone: + 27 (0)11 / 928 2000 Fax: + 27 (0)11 / 392 2354

