


FMC150 User Manual



Contact

www.techway.fr

TECHWAY S.A.S. 19 Avenue de Norvège - Bât. Oslo - Villebon-sur-Yvette 91953 Courtaboeuf Cedex - France T:+33 (0)1 64 53 37 90 - F:+33 (0)1 64 53 17 74

Email: support@4dsp.com

This document is the property of 4DSP LLC and may not be copied nor communicated to a third party without the written permission of 4DSP Inc.

© 4DSP LLC 2010

4DSP est distribué par TECHWAY - www.techway.fr - info@techway.fr - +33 (0)1 64 53 37 90



Revision History

Date	Revision	Revision
2010-08-13	Initial Draft	0.1
2010-08-13	Release after review	1.0
2010-10-20	Update oscillator details in the clock tree description. Removed DIP switch definition.	1.1
2010-10-21	Changed order code scheme	1.2
2010-11-15	Correction in block diagram	1.3
2011-01-14	Correction of section 4.2.2.	1.4
2011-01-21	Updated input/output bandwidth specification.	1.5



Table of Contents

1	Acr	ronyms and related documents	.5
	1.1	Acronyms	.5
	1.2	Related Documents	-
2	Gei	neral description	.6
3	Ins	stallation	
	3.1	Requirements and handling instructions	
4	Des	sign	
	4.1	Phycisal specifications	
	4.1		
	4.1	.2 Front panel	.8
	4.2		
	4.2	2.1 EEPROM	.9
	4.2		
	4.2	P.2 FMC Connector	.9
	4.3	Main characteristics	.9
	4.4	Analog input channels	
	4.5	Analog output channels	
	4.6	External trigger input	11
	4.7	Clock tree	11
	4.7		
	4.7		
	4.7		
	4.8	Power supply	
5		ntrolling the FMC1501	
	5.1	Guidelines for controlling the clock tree	
	5.2	Guidelines for controlling the ADC	
	5.3	Guidelines for controlling the DAC	
	5.4	Guidelines for controlling onboard monitoring	
	5.5	Controlling onboard FANs	
6		vironment	-
	6.1	Temperature	
	6.2	Monitoring	
	6.3	Cooling	
	6.3	5	
	6.3		
7		fety	
8		IC	
9	Orc	dering information	17



10	Warranty	17
Арр	pendix A. LPC pin-out	.18



1 Acronyms and related documents

1.1 Acronyms

ADC	Analog to Digital Converter
DDR	Double Data Rate
DSP	Digital Signal Processing
EPROM	Erasable Programmable Read-Only Memory
FBGA	Fineline Ball Grid Array
FMC	FPGA Mezzanine Card
FPGA	Field Programmable Gate Array
JTAG	Join Test Action Group
LED	Light Emitting Diode
LVTTL	Low Voltage Transistor Logic level
LSB	Least Significant Bit(s)
LVDS	Low Voltage Differential Signaling
MGT	Multi-Gigabit Transceiver
MSB	Most Significant Bit(s)
PCB	Printed Circuit Board
PCI	Peripheral Component Interconnect
PCle	PCI Express
PLL	Phase Locked Loop
PMC	PCI Mezzanine Card
PSSR	Power Supply Rejection Ratio
QDR	Quadruple Data rate
SDRAM	Synchronous Dynamic Random Access memory
SRAM	Synchronous Random Access memory
TTL	Transistor Logic level
XMC	PCIe Mezzanine card

Table 1: Glossary

1.2 Related Documents

- FPGA Mezzanine Card (FMC) standard ANSI/VITA 57.1
- Datasheet ADS62P49 Rev 2009/06, Texas Instruments
- Datasheet DAC3283 Rev 2010/04, Texas Instruments
- Datasheet CDCE72010 Rev 2010/06, Texas Instruments
- Datasheet ADS4249 Rev 0.2 2010/03, Texas Instruments
- Datasheet AMC7823, Texas Instruments



2 General description

The FMC150 is a four channel ADC/DAC FMC daughter card. The card provides two 14-bit A/D channels and two 16-bit D/A channels which can be clocked by an internal clock source (optionally locked to an external reference) or an externally supplied sample clock. In addition there is one trigger input for customized sampling control. The FMC150 daughter card is mechanically and electrically compliant to FMC standard (ANSI/VITA 57.1). The FMC150 has a low-pin count connector, front panel I/O, and can be used in a conduction cooled environment.

The design is based on TI's ADS62P49/ADS4249 dual channel 14-bit 250Msps ADC and TI's DAC3283 dual channel 16-bit 800Msps DAC. The analog signal inputs are AC coupled connecting to MMCX/SSMC coax connectors on the front panel.

The FMC150 allows flexible control on sampling frequency, analog input gain, and offset correction through serial communication busses. Furthermore the card is equipped with power supply and temperature monitoring and offers several power-down modes to switch off unused functions.




Figure 1: FMC150 block diagram



3 Installation

3.1 Requirements and handling instructions

- Prevent electrostatic discharges by observing ESD precautions when handling the card.
- Do not flex the card and do not exceed the maximum torque specification on the coax connectors.
- The FMC150 daughter card must be installed on a carrier card compliant to the FMC standard.
- The FMC carrier card must support the low-pin count connector (160-pins). The FMC carrier card may support the high-pin count connector (400-pins).
- The FMC carrier card must support a VADJ/VIO_B voltage of +2.5V (LVDS mode).

4 Design

4.1 Phycisal specifications

4.1.1 Board Dimensions

The FMC150 card complies with the FMC standard known as ANSI/VITA 57.1. The card is a single width conduction cooled mezzanine module (with region 1 and front panel I/O). The front area holds 6 MMCX or 6 SSMC connectors. The stacking height is 10mm.






Figure 2 : FMC150 dimensions

4.1.2 Front panel

There are 6 MMCX or SSMC connectors available from the front panel. From top to bottom; analog in A, analog in B, clock in (CLK), trigger in (TRG), analog out C, and analog out D.




Figure 3: Bezel design

4.2 Electrical specifications

The FMC150 card is designed to operate in LVDS mode. The FMC150 requires a VADJ voltage of +2.5V. The data converters operate in LVDS mode (clock and data pairs). All other status and control signals, like serial communication busses, operate at LVCMOS 2.5V level.



4.2.1 EEPROM

The FMC150 card carries a small serial EEPROM (24LC02B) which is accessible from the carrier card through the l^2 C bus. The EEPROM is powered by 3V3VAUX. The standby current is only 0.01µA when SCL and SDA are kept at 3V3VAUX level. The EEPROM is write-protected. The protection can be removed by switching on SW1 of the DIP switch (silk screen label is "WR EN").

4.2.1 JTAG

The FMC150 card TDO pin is connected to the TDI pin to ensure continuity of the JTAG chain. TCK, TMS and TRST are left unconnected on the FMC150.

4.2.2 FMC Connector

The low-pin count connector has only bank LA available and two dedicated LVDS clock pairs. The recommendations from AV57.1 Table 14 have been taking into account resulting in the following arrangement:

- The clock and data pairs from the ADC are mapped to LA00_CC and LA01-LA14 respectively.
- The remaining connections from this associated I/O signals (LA15-LA16) are used for non-critical control signals.
- The reference clock for the DAC interface is mapped to CLK0_M2C. The clock, frame, and data pairs to the DAC are mapped to LA17-LA26.
- The remaining connections from this associated I/O signals (LA27-LA33) are used for non-critical control signals.
- The external trigger connects to CLK1_M2C.

Refer also to Appendix A. LPC pin-out.

4.3 Main characteristics

Analog Inputs				
Number of channels	2			
Channel resolution	14-bit			
Input voltage range	2Vp-p (10 dBm)			
Input gain	Programmable from 0dB to 6dB in 0.5dB steps (6dB gain gives an input voltage range of 1Vp-p)			
Input impedance	50Ω (AC coupled)			
Analogue input bandwidth	0.40-500MHz			
SNR	tbd (73 dBFS is the maximum provided by TI)			
SFDR	tbd (88 dBc is the maximum provided by TI)			
Analog Outputs				

FMC150 User Manual www.4dsp.com

FMC150 User Manual



Number of channels	2				
Number of channels					
Channel resolution	16-bit				
Output voltage range	1Vp-p				
Output impedance	50Ω (AC coupled)				
Analogue output bandwidth	82MHz 5th order Chebyshev low-pass filter Slope / Roll-Off = -124.9 dB / decade Difference between the signal strengths at 65 MHz and 75 MHz = 0.6 dB Output filter can be bypassed with 0 Ω resistors. Low-cut off is 3MHz due to the output transformer stage.				
SNR	tbd				
SFDR	tbd				
E	xternal Clock/Reference Input				
Input Level	0.1 – 1.3 Vp-p				
Input impedance	50Ω (AC coupled)				
Input bandwidth	tbd				
External Trigger input					
Format	LVTLL/LVCMOS Logic '0' → max 0.8V / Logic '1' → min 2.0V				
Frequency range	Up to 125 MHz				
	ADC Output				
Data width	LVDS 7-pairs DDR per channel				
Data Format	Offset binary or 2's complement				
Sampling Frequency Range	up to 250MHz				
	DAC Input				
Data width	LVDS 8-pairs DDR				
Data Format	Offset binary or 2's complement				
Sampling Frequency Range	up to 800MHz				
	Internal Sampling Clock				
Format	LVPECL 491.52 MHz (contact factory for different frequency options)				

Table 2 : FMC150 daughter card main characteristics

4.4 Analog input channels

The AC coupled input uses wideband RF transformers (TC1-1T). Two transformers are used to compensate for imbalance and therefore improving harmonic distortion performance. A

capacitor in front of the transformer blocks the DC path to ground which will protect the signal source in case a DC-coupled signal with offset is accidentally connected to the FMC150.

The input impedance is matched to 50Ω behind the transformers by terminating each node to the common mode voltage of the ADC. The R-C-R filter near the input of the A/D converter can be used to improve performance when lower input bandwidth is required. By default this filter is assembled.

4.5 Analog output channels

The AC coupled output uses wideband RF transformers (TC4-1W). An optional re-construction filter is available on each DAC output. Refer to Table 2 for the filter characteristics. The filter can be bypassed on the board with 0Ω resistors.




Figure 4: Optional DAC re-construction filter.

4.6 External trigger input

The external trigger input is configured as a single ended input. The allowed input range is ground and 3.3V. The trigger threshold is set to 1.65V

4.7 Clock tree

4.7.1 External clock input

There is one clock input on the front panel that can serve as a sampling clock input or as a reference clock input (in case the internal clock is desired).

<u>Note</u>: when internal clock is enabled and there is no need for an external reference, it is highly recommended to leave the external clock input unconnected to prevent interference with the internal clock.

4.7.2 Architecture

The FMC150 card offers a clock architecture that combines flexibility and high performance. Components have been chosen in order to minimize jitter and phase noise to reduce degradation of the data conversion performance. The user may choose to use an external sampling clock or an internal sampling clock.

TI's CDCE72010 PLL and clock distribution device is the base of the clock tree. The external clock input is routed to two RF transformers; one for driving the reference input of the PLL (SEC_IN) and one for driving the auxiliary clock input (AUXIN). The auxiliary input can be connected directly to the distribution section of the CDCE72010. The VCO can be powered down to avoid interference with the external clock.



The VCXO is connected to the VCXO clock input. This clock input connects both to the clock distribution section and the PLL section. In order to tune the VCXO to a certain frequency a reference clock is required. An onboard 100MHz oscillator can be enabled in case there is no external reference connected. The onboard oscillator is connected to the primary reference input (PRI_IN).




Figure 5: Clock tree architecture

The A/D and D/A clock outputs on the CDCE72010 should be configured as LVPECL outputs. Another output is configured as LVDS output and connects to the FMC connector to be used as reference clock for the D/A clock and data signals (CLK_TO_FPGA_P/N).

4.7.3 PLL design

The PLL functionality of the CDCE72010 is used to operate from an internal sampling clock. To enable flexibility in frequency selection while maintaining high performance, a high frequency low phase noise VCXO is used. A high frequency oscillator enables different output frequencies after division.

The design allows different VCXO types:

- 1) VS-705-491.52 MHz (default)
 - a. enabling 245.76 MHz A/D sampling (divide by 2)
 - b. enabling 491.52 MHz D/A sampling (divide by 1)
- 2) TCO-2111-737.28 MHz (contact 4DSP)
 - a. enabling 245.76 MHz A/D sampling (divide by 3)
 - b. enabling 737.28 MHz D/A sampling (divide by 1)

January 2011






Figure 6: PLL1 loop filter design

Reference	Value	Chip Resistor Size		
C52	100 nF	0603		
R47	4.7 kΩ	0603		
C51	22 µF	0805		
R44	160 Ω	0603		
C50	100 nF	0603		

Table 3: Loop filter component values

4.8 **Power supply**

Power is supplied to the FMC150 card through the FMC connector. The pin current rating is 2.7A, but the overall maximum is limited according to Table 4.

Voltage	# Pins	Max Amps	Max Watt
+3.3V	4	3 A	10 W
+12V	2	1 A	12 W
VADJ (+1.8V / +2.5V)	4	4 A	10 W
VIO_B (VADJ)	2	1.15 A	2.3 W

 Table 4: FMC standard power specification

The power provided by the carrier card can be very noisy. Special care is taken with the power supply generation on the FMC150 card to minimize the effect of power supply noise on clock generation and data conversion.

Power plane	Typical	Maximum
VADJ	554 mA	665 mA
3P3V	20 mA	100 mA
12P0V	368 mA	442 mA
3P3VAUX (Operating)	0.1 mA	3 mA
3P3VAUX (Standby)	0.01 µA	1 µA

Table 5: Typical / Maximum current drawn from FMC carrier card

January 2011



5 Controlling the FMC150

Good knowledge of the internal structure and communication protocol of relevant onboard devices is required for controlling the FMC150. This document only provides guidelines for programming the devices. For detailed information it is recommended to refer to the datasheets listed in the related documents section of this document.

5.1 Guidelines for controlling the clock tree

Apart from enabling the onboard reference and VCXO the whole clock tree is controlled by programming the CDCE72010 device through a serial communication bus. The following guidelines should be taken into account:

- 1. The internal reference is enabled by driving REF_EN high. The internal reference should only be enabled in case internal clock is used and there is no external reference applied.
- 2. The onboard VCXO is enabled by default, but can be disabled through the GPIO pins on the AMC7823 (see section 5.4). This may be useful when using external clock.
- 3. It is recommended to disable the unused clock outputs.
- 4. It is recommended to disable PLL functions and VXCO input on the CDCE72010 when an external sampling clock is applied.
- 5. In case internal clock is used the PLL functions needs to be enabled. The recommended phase detector frequency is 160kHz. In case the internal reference is used the reference divider should be set to 625. The VCO divider is set to 4608.
- 6. Other phase detector frequencies may be used, but stability of the PLL is not guaranteed in all cases.

5.2 Guidelines for controlling the ADC

Controlling the ADC enables advanced control of the digitizing process. The ADS62P49 can be programmed through a serial communication interface to change the output format or using advanced settings among which gain control, offset correction, and several power down modes.

- 1) Low speed mode should be selected for sampling frequencies below 100Msps.
- 2) External reference should never be enabled.
- 3) Do not enable CMOS mode when there is LVDS termination on the carrier card.

5.3 Guidelines for controlling the DAC

Controlling the DAC enables advanced control of the conversion process. The DAC3283 can be programmed through a serial communication interface to change the input format or using advanced settings among which gain control, offset correction, and several power down modes.

1) The communication bus can only be used in unidirectional mode; thus using SDIO as data input and ALARM_SDO as data output.



5.4 Guidelines for controlling onboard monitoring

The FMC150 holds an AMC7823 for monitoring several power supply voltages on the board as well as temperature. The device can be programmed and read out through a SPI bus.

- 1) The measured values must be multiplied by one or two to get the actual level. The measured value on channel 4 must be multiplied by 5.7 to get the actual level
- 2) Continuously operating the SPI bus might interfere with the A/D or D/A conversion process resulting in signal distortion. It is recommended to program the minimum and maximum thresholds in the monitoring devices and only read from the devices when the interrupt line is asserted (MON_N_INT). Only the first four channels can be monitored with thresholds. These are the main supplies derived from the other voltages on channel 4 to 7.
- 3) It is recommended to power down the unused features; DAC operation, precision current source, and reference buffer amplifier.
- 4) Internal reference must be selected. Since the AMC7823 is powered from 3.3V only internal reference of +1.25V is allowed.
- 5) Only internal trigger mode is supported. Auto mode is recommended to continuously monitor channel 0 to channel 3 and verify against the programmed thresholds.

Parameter:	Voltage	Formula		
Channel 0	3.3V Analog	2.0 * ADC0		
Channel 1	3.3V Clock	2.0 * ADC1		
Channel 2	1.8V Analog	1.0 * ADC2		
Channel 3	1.8V Digital	1.0 * ADC3		
Channel 4	12V	5.7 * ADC4		
Channel 5	3.3V	2.0 * ADC5		
Channel 6	VADJ	2.0 * ADC6		
Channel 7	3.8V	2.0 * ADC7		
Temperature (ch.8)				

Table 6: Temperature and voltage parameters

5.5 Controlling onboard FANs

The FMC150 holds two power headers which may optionally be used to power low profile FANs glued on the devices. On the FMC150 each FAN can be switched off individually by pulling its control signal high. The control signals are connected to the GPIO on the AMC7823.

6 Environment

6.1 Temperature

Operating temperature



• -40°C to +85°C (Industrial)

Storage temperature:

• -40°C to +120°C

6.2 Monitoring

The AMC7823 device may be used to monitor the voltage on the different power rails as well as the temperature. It is recommended that the carrier card and/or host software uses the power-down features in the devices in the case the temperature is too high. Normal operations can resume once the temperature is within the operating conditions boundaries.

6.3 Cooling

Two different types of cooling will be available for the FMC150.

6.3.1 Convection cooling

The air flow provided by the chassis fans the FMC150 is enclosed in will dissipate the heat generated by the on board components. A minimum airflow of 300 LFM is recommended.

Optionally low profile FANs can be glued on top of the devices. Refer to section 5.5 on how to control these FANs.

For standalone operations (such as on a Xilinx development kit), it is highly recommended to blow air across the FMC and ensure that the temperature of the devices is within the allowed range. 4DSP's warranty does not cover boards on which the maximum allowed temperature has been exceeded.

6.3.2 Conduction cooling

In demanding environments, the ambient temperature inside a chassis could be close to the operating temperature defined in this document. It is very likely that in these conditions the junction temperature of power consuming devices will exceed the operating conditions recommended by the devices manufacturers (mostly $+85^{\circ}$ C). While a low profile heat sink coupled with sufficient air flow might be sufficient to maintain the temperature within operating boundaries, some active cooling would yield better results and would certainly help with resuming operations much faster in the case the devices were disabled because of a temperature "over range".

7 Safety

This module presents no hazard to the user.


8 EMC

This module is designed to operate from within an enclosed host system, which is build to provide EMC shielding. Operation within the EU EMC guidelines is not guaranteed unless it is installed within an adequate host system. This module is protected from damage by fast voltage transients originating from outside the host system which may be introduced through the system.

January 2011



9 Ordering information



10 Warranty

	Hardware	Software/Firmware		
Basic Warranty (included)	1 Year from Date of Shipment	90 Days from Date of Shipment		
Extended Warranty (optional)	2 Years from Date of Shipment	1 Year from Date of Shipment		



Appendix A. LPC pin-out

1	K	J	Н	G	F	E	D	С	В	Α
1				GND		1	PG_C2M	GND		
2			GND	EXT_TRIGGER_P			GND	N.C.	1	
3			GND	EXTTRIGGER_N			GND	N.C.	1	
4			CLK_TO_FPGA_P	GND			'0'	GND		
5			CLK_TO_FPGA_N	GND			'1'	GND		
6			GND	CLK_AB_P			GND	N.C.	1	
7			CHA_02_P	CLK_AB_N			GND	N.C.	1	
8			CHA_02_N	GND			CHA_00_P	GND		
9			GND	CHA_04_P			CHA_00_N	GND		
10			CHA_06_P	CHA_04_N			GND	CHA_10_P		
11			CHA_06_N	GND			CHA_08_P	CHA_10_N		
12			GND	CHB_00_P			CHA_08_N	GND		
13			CHA_12_P	CHB_00_N			GND	GND	1	
14			CHA_12_N	GND			CHB_02_P	CHB_04_P		
15			GND	CHB_08_P			CHB_02_N	CHB_04_N		
16			CHB_06_P	CHB_08_N			GND	GND	1	
17			CHB_06_N	GND			CHB_10_P	GND	1	
18			GND	ADC_N_EN			CHB_10_N	CHB_12_P		
19			ADC_SDO	TXENABLE			GND	CHB_12_N		
20			ADC_RESET	GND			DAC_D7_P	GND		
21			GND	DAC_D4_P			DAC_D7_N	GND	1	
22			DAC_D5_P	DAC_D4_N			GND	DAC_D6_P	1	
23			DAC_D5_N	GND			DAC_D3_P	DAC_D6_N]	
24			GND	FRAME_P			DAC_D3_N	GND		
25			DAC_DCLK_P	FRAME_N			GND	GND		
26			DAC_DCLK_N	GND			DAC_D0_P	MON_N_EN		
27			GND	DAC_D1_P			DAC_D0_N	MON_N_RESET		
28			DAC_D2_P	DAC_D1_N			GND	GND]	
29			DAC_D2_N	GND			N.C.	GND		
30			GND	SPI_SCLK			TDI2TDO	I2C_SCL		
31			DAC_N_EN	SPI_SDATA			TDI2TDO	I2C_SDA		
32			DAC_SDO	GND			3.3V Aux	GND		
33			GND	CDCE_N_RESET			N.C.	GND		
34			CDCE_N_EN	CDCE_N_PD			N.C.	GA0		
35			CDCE_SDO	GND			GA1	12V		
36			GND	REF_EN			3.3V	GND		
37			MON_SDO	PLL_STATUS			GND	12V		
38			MON_N_INT	GND			3.3V	GND		
39			GND	VADJ			GND	3.3V		
40			VADJ	GND			3.3V	GND		
			LPC	LPC			LPC	LPC		

Colors indicate _CC signal and associated I/O signal groups as recommended by AV57.1 in Table 14.