iCEcube2 Tutorial

v1.0 - May 2010





Copyright Information

Copyright©2007-2012 Lattice Semiconductor Corporation. All rights reserved. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. Synopsys and Synplify Pro are trademarks of Synopsys, Inc. Aldec and Active-HDL are trademarks of Aldec, Inc. All other trademarks are the property of their prospective owners. All specifications are subject to change without notice.

Notice of Disclaimer: This software is provided to you "as-is," without any express or implied warranty.

Contact Information

Lattice Semiconductor Corporation

5555 N.E. Moore Court Hillsboro, Oregon 97124-6421 United States of America Tel: +1 503 268 8000 Fax: +1 503 268 8347 www.latticesemi.com

Revision History

The following table lists the revision history of this document.

Version	Revision
1.0	Release iCEcube2 2010.03





Preface

About this Document

The *iCEcube2 Tutorial* provides iCE FPGA designers with an overview of the software tool and the design process using iCEcube2. This document covers the iCEcube2 tools for Project Setup, Navigation, and Physical Implementation on the iCE40 FGPA device.

For information on the Synopsys Synplify Pro software, please refer to the Synplify Pro documentation provided in the synpro/doc directory in the iCEcube2 software installation (<icecube2_install_dir>/synpro/doc), and on the Lattice website.

For information on the Aldec Active-HDL design tool, please refer to the Active-HDL documentations available at <icecube2_install_dir>/Aldec/Active-HDL/BOOKS or Active-HDL product help which can be invoked from the help menu in the software tool.

For detailed information of the iCEcube2 development tools, please refer to the <u>iCEcube2 User</u> <u>Guide</u>.

Software Version

This tutorial is based on iCEcube2 Software Version 2012.06

For more information about acquiring the iCEcube2 software, please visit the Lattice Semiconductor website: <u>http://www.latticesemi.com</u>.

Platform Requirements

The iCEcube2 software can be installed on a platform satisfying the following minimum requirements.

A Pentium 4 computer (500 MHz) with 256 MB of RAM, 256MB of Virtual Memory, and running one of the following Operating Systems :

- Windows 7 OS, 32-bit / 64-bit
- Windows XP Professional
- Red Hat Enterprise Linux WS v4.0

For installation help, refer to iCEcube2 Install overview document, please visit the <u>software</u> <u>documentation webpage</u>.

Programming Hardware

Here are the following ways to program iCE FPGA devices:

- A third party programmer, using the programming files generated by the iCecube2 Physical Implementation Tools. Consult the third party programmer user manual for instructions.
- The iCEblink and iCEman evaluation Boards, which not only serves as a vehicle to evaluate iCE FPGAs, but also includes an integrated device programmer. This programmer can be used to program devices on the evaluation boards, or it can be used



to program devices in a target system. Please visit Lattice Semiconductor website: <u>http://www.latticesemi.com</u> for additional information on the Evaluation Boards.

- Digilent USB cables
- The iCE Programming hardware : iCEcable, iCEprog (Programmer base module) and iCEsab(socket adaptor). Refer to lattice website: <u>http://www.latticesemi.com</u> for more details on programming hardware.



Overview

iCEcube2 Tool Suite

The iCEcube2 Tool Suite is comprised of several integrated components, running under either the Microsoft Windows or the Red Hat Linux environments. Please refer to Platform Requirements for additional information on supported operating systems.

The Figure 1 below depicts the design flow using the iCEcube2 Tool Suite. The components in blue signify functionality supported by Lattice Semiconductor's proprietary iCEcube2 software, and the components in purple indicate the functionality supported by Synopsys' Synplify Pro synthesis tools and the Aldec Active-HDL simulation tool. The iCEcube2 software, Synopsys Synplify Pro and the Aldec Active-HDL software constitute the iCEcube2 Tool Suite.

Note: The Aldec Active-HDL tool is available only in Windows environments.



Figure 1: The iCEcube2 Design Flow



Design Flow

The following steps provide an overview of the design flow using the iCEcube2 Tool Suite.

- 1. Create a new project in the iCEcube2 Project Navigator and specify a target device and its operating conditions. Add your HDL (Verilog or VHDL) design files and your Constraint files to the project.
- Synthesize your design using the Synplify Pro design software. This software has been
 provided as part of the iCEcube2 Tool Suite, and can be invoked from the iCEcube2 Project
 Navigator. Within the Synopsys design environment, assign your Logic Synthesis, Timing
 and Pin constraints.
- Perform Placement and Routing using the iCEcube2 place and route tools. iCEcube2 also supports physical implementation tools such as floor planning, allowing users to manually place logic cells and IOs.
- 4. Perform timing simulation of your design using the Aldec Active-HDL simulation tool or any industry-standard HDL simulation tool. The files necessary for simulation are automatically generated by the iCEcube2 Physical Implementation tools, after the routing phase.
- 5. Perform Static Timing Analysis using the iCEcube2 static timing analyzer.
- 6. Generate the device programming and configuration files from the iCEcube2 Physical Implementation tools.
- 7. Program your device using the device programming hardware provided by Lattice.

Tutorial

This chapter provides a brief introduction to the iCEcube2 design flow. The goal of this chapter is to familiarize the user with the fundamental steps needed to create a design project, synthesize and implement the design, generate the necessary device configuration files, and program the target device.

Creating a Project

Starting the iCEcube2 software for the first time, you will see the following interface shown in Figure 2.





Figure 2: Create a New Project

The first step is to create a new design project and add the appropriate design files to your project. You can create a new project by either selecting **File>New Project** from the iCEcube2 menu, or by clicking the **Create a New Project** icon as seen in Figure 2. The New Project Wizard GUI is displayed in Figure 3.



New Project				8 -2
Project				
Project Name:	qucik_start			
Project Directory:	C:\SbtTools\e	kamples\blink	/	
Device				
Device Family:	iCE40			•
Device:	HX 1K			•
Device Package:	VQ100			•
Ambient Tempera Range:	ature (in degree	es Celsius) Best:	Typical:	Worst:
Core Voltage(V) Voltage Toler +/-5%(data	ance Range: asheet defau 🔻	Best:	Typical:	Worst:
IOBank Voltage(V	0			
topBank	2.5	-	bottomBank	2.5 🔹
leftBank	2.5	•	rightBank	2.5 💌
Perform timing ar	nalysis based or	ı		
C	Best	C	Typical	Worst
Start From Synth	esis			
) Start From BackE	ind			
IP Generation				
		<u>N</u> ext	<u>C</u> ancel	

Figure 3: New Project Setup Form

This example is targeted for iCE40 family device. Follow the following steps to setup the project properties.

1. Project Name Field: Specify a project name (quick_start) in the Project Name field.

2. **Project Directory** Field: Specify any directory where you want to place the project directory in the Project Directory field.

3. **Device Family** Fields: This section allows you to specify the Lattice iCE device family you are targeting. For this example, change the Device Family to **iCE40**.

4. **Device** Fields: This section allows you to specify the Lattice device and package you are targeting. For this example, change the Device to **HX1K** and change the device package to the **VQ100**.



5. **Operating Condition** Fields: This section allows you to specify the operating conditions of the device which will be used for timing and power analysis. The **IO Bank Voltage** option shown in Figure 3 is not available for iCE65 family devices.

6. **Start From Synthesis:** This option allows you to start the flow from Synthesis using Synopsys Synplify Pro tool. For current example, select this option.

7. Start From BackEnd: This option allows the user to start from Post Synthesis flow.

8. Click Next to go to the Add Files dialog box shown in Figure 4. You will be prompted to create a new project directory. Click Yes.

9. In the Add Files dialog box, navigate to: <iCEcube2 installation directory>/examples/blinky Highlight the following files:

blinky.vhd

blinky_syn.sdc*

Select each file and click >> to add the selected file, or click >>> to add all the files in the open directory (files can be removed using << and <<<) to your project. Click **Finish** to create the project.

* The SDC file is a Synopsys constraint file, which contains timing constraint information.

🐲 Add Files	? <mark>×</mark>
Look in: C:/SbtTools/examples/blinky	Files to add
blinky.vhd blinky_cm225.pcf	>> blinky.vhd
My Computer blinky_iceblink40_vq100.pcf blinky_iceman65_cb284.pcf	>>>
Desktop	<<
Home	<<<
File name: blinky.vhd	Details
Files of type: All Files(*)	
Back Einish C	ancel

Figure 4: New Project Wizard – Add Files dialog box

After successfully setting-up your project, you will return to the following iCEcube2 Project Navigator screen shown in Figure 5.





Figure 5: iCEcube2 Project Navigator View after Completing Project Set-up

Synthesizing the design

After a successful project setup, **Double-Click on the Synthesis Launch Synthesis Tool** icon in the project navigator window. See Figure 6. This will bring-up the Synopsys Synplify Pro synthesis tool's graphical user interface. See Figure 7.



Des Ten ben Hunnen Deb		1215
U 🖉 🔟 📾 📾 🖾 🖓 🕻	2 iii	
ojectriane: quocjstart & X	Output	
 Project New Project Open Project Close Project Synthesis Tool Add Synthesis Fleis Constraint Fleis biologyns.dc Constraint Fleis biologyns.dc Constraint Fleis biologyns.dc Constraint Fleis biologyns.dc Constraint Fleis Pan Ad Add P&R Fleis Pan Ad Proport F&R: Doput Fleis Pan Ad Proport F&R: Doput Fleis Proport F&R: Doput Fleis Constraint Bitmap Compare Tools Congen Fleis Biomap Simulation Netlist DeviceFamily (CE0) DeviceFamily (CE0) Device Flacts Device Flacts Uperice Flacts Operating Condition Core Voltage(Y) 1.14 Temperature(C) 70 	Double click on Launch Synthesis Tool	

Figure 6: Launch Synthesis Tool

Synplify Pro E-2011.03S-SP1-1	- [C:/SbtTools/examples/blinky/quck_start/guck_start_syn.prj]	and the second distance of the second distanc				
Elle Edit View Projec	tt Import Bun Analysis HDL-Analyst Options Window Web Help					
	명 : 이 가 아이에 M M M M M M 이 가 해 이 다 : 3 이 강 M (아 아 세 세 / 6 - *) 의 비 에 M M M M M M 이 가 해 이 다 : 3 이 강 M (아 아 세 세 /	2 4 4 5 1 a b e				
CE LEI IVA LIN TRA LINA	Commelife Days 6					
Run	Synpility Pro*					
	Ready					Search SolvNet
Dpen Project	Project Files Design Herarchy guck start syn : guck start Implimit - Silcon Blue (CE40 : KCE40+X1K : VO100	Implementation Directory				
B Close Project	🖹 🚇 [quck_start_syn] - C:\SbtTools\examples\blinky\quck_start\quck_start_syn.prj	C:\SbtToois\examples\blinky\gud	k_start\guck_star	t_Impimnt	- Longer and -	
Add File	VHDL blinky.vhd (work)	Name sht	Size	Type	Modified 11-22-05 9- Aug. 2012	
Ra Change File	Constraint			Directory	11:22:05 9-Aug-2012	
Add Implementation	Q quck_start_implmmt	cecubellog	144 bytes	Directory	11:29:01 9-Aug-2012 11:22:05 9-Aug-2012	
C Indementation Ontions	-	- Outputs		Directory	11:22:05 9-Aug-2012	
BR Add P&R Implementation	-					
View Log	-					
Frequency(MHz):						
0 1 🗘						
Auto Constrain						
FSM Compiler						
Resource Sharing	<u>v</u>					
Retiming						
🕑 quck_start_syn.prj						
	Inform	neton				(8)
License checkout: synpli	fypro_abt					
Licensed Vendor: sbt	node-Tocked					
						-
•						
TCL Script Messages						

Figure 7: Synplify Pro Graphical User Interface

Hit the Run Button to synthesis your design. Once synthesis is complete, you will see a Done message. See Figure 8.



Synplify Pro E-2011.03S-SP1-	-1 - [C:/SbtTools/examples/blinky/quck_start/quck_start_syn.prj]					
Eile Edit View Proje	ect Import Bun Agalysis HDL-Analyst Options Window Web Help					_8
	B A 7 8 4 4 4 4 4 5 5 6 4 10 4 5 6 4 10 4 7 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	9 49 49 49 49 49 4 F				
	Synnlify Pro®					
Run	Done: 0 errors 9 warnings 24 notes					Search Solution
P. Cruz Dariant	Project Files Design Hierarchy	Implementation Directory				
Open Project	quck_start_syn: quck_start_Implmnt - Silcon Blue (CE40+7)CE40HX IK : VQ100	C:\SbtTools\examples\blinky\o	uck start\quck sta	rt Implimit		
Close Project	Quck_start_syn] - C:\SbtTools\examples\blinky\quck_start\quck_start_syn.prj	Name	Size	Type	Modified	
Add File	blinky.vhd (work) ->WARNINGS: 4 ->NOTES: 6	🖲 🧭 backup		Directory	11:32:20 9-Aug-2012	
Ghange File	blinky syn.sdc	B- Coreip		Directory	11:32:20 9-Aug-2012	
Add Implementation	Q quck_start_impimnt	B- Sbt		Directory	11:22:05 9-Aug-2012	
		E Cog		Directory	11:22:05 9-Aug-2012	
Implementation Options		iceCube0.lo	g 144 bytes	log File	11:29:51 9-Aug-2012 11:22:05 9-Aug-2012	
Add P&R Implementation		- Outputs		Directory	11:22:05 9-Aug-2012	
h Vewlon		B Synlog		Directory	11:32:27 9-Aug-2012	
4 1011 009		B Synwork		Directory	11:32:22 9-Aug-2012 11:32:22 9-Aug-2012	
requency(MHz):		quck_start.edf	107 kB	Edif Netlist	11:32:27 9-Aug-2012	
1 vite Constrain		uck_start.fse	0 bytes 365 bytes	fse File	11:32:26 9-Aug-2012 11:32:27 9-Aug-2012	
Auto Constrain		- guck_start.map	28 bytes	map File	11:32:27 9-Aug-2012	
SM Compiler		quck_start.sap	2 kB	sap File	11:32:22 9-Aug-2012	
lesource Sharing		guck_start.scf	2 kB 16 kB	Sct File Netlist	11:32:27 9-Aug-2012 11:32:27 9-Aug-2012	
ipelining		guck_start.srl	6 kB	Netlist (RTL)	11:32:20 9-Aug-2012	
etiming		- 12 quck_start.srm	114 kB	Netlist (Gate)	11:32:27 9-Aug-2012	
		guck_start.srs	6 kB	Netlist (RTL)	11:32:20 9-Aug-2012	
		- D quck_start.szr	18 kB	szr File	11:32:27 9-Aug-2012	
		quck_start_scck.rpt quck_start_scck.rpt	811 bytes	rpt File	11:32:22 9-Aug-2012 11:32:27 9-Aug-2012	
		- P rpt_icetest.areasrr	8 kB	areasrr File	11:32:27 9-Aug-2012	
		- D rpt_icetest_areasrr.h	tm 10 kB	htm File	11:32:27 9-Aug-2012	
		run_options.bt	1 kB	bit File	11:32:20 9-Aug-2012 11:32:20 9-Aug-2012	
				1		
		Ц				
oudk_start_syn.prj						
	and and an	ation second descent and the construction of the second				
eturn Code: 1 un Time:00:00:01 ob flow Mapping Flow co	ompleted on quck start syn/quck start Implmnt					
ob flow Synthesis comp	leted on quck_start_syn(quck_start_Implmnt					
Marine Marine						
L Script messages		1				

Figure 8: Status showing synthesis has been completed

View Timing Constraints

Double Click on the **blinky_syn.sdc** file under the Constraint folder. See Figure 9. It will open the timing constraints for the project shown in Figure 10.



Synplify Pro E-2011.035-5P1-1 -	[C/SbtTools/examples/blinky/quck_start/quck_start_sym.pr]				
B Eile Edit View Project	Import <u>R</u> un A <u>n</u> alysis HDL- <u>A</u> nalyst <u>O</u> ptions <u>W</u> indow We <u>b</u> <u>H</u> elp				_ # ×
🚯 🖉 🖲 🔲 🔕	< D 10 40 fe 🗛 📢 👰 😂 🥈 🚥 🛞 🔉 🕱 🕸 🖉 (> -> -Q,	2 N I 2 1			
	1 A A A				
Run	Synplify Pro®				
	Done: 0 errors, 9 warnings, 24 notes				Search Solvhet
🔥 Open Project	quck_start_syn : quck_start_Implmnt - Silcon Blue iCE40 : iCE40HX IX : VQ100	a left it all and a left de la del			
Close Project	[guck_start_syn] - C:\SbtTools\examples\blinky\quck_start\quck_start_syn.prj	C: (SbtTools /examples \blinky \qudk_st	tart\guck_start_implimnt	have a second	
Add File	HoL HoL HoL Hold Hold	B backup	Size lype Directory	11:32:20 9-Aug-2012	
Ba Change File	Constraint	coreip de	Directory	11:32:20 9-Aug-2012	
Add Implementation	guck_start_Implmnt	B- sbt	Directory	11:32:05 9-Aug-2012	
Mindementation Options		E- Cube0.log	144 bytes log File	11:22:05 9-Aug-2012 11:29:51 9-Aug-2012	
BR Add BSD Implementation		constraint	Directory	11:22:05 9-Aug-2012	
	Open the SDC file	B 🖉 synlog	Directory	11:32:27 9-Aug-2012	
A View Log		B Syntmp	Directory	11:32:26 9-Aug-2012 11:32:22 9-Aug-2012	
Frequency(MHz):		Quck_start.edf	107 kB Edif Netlis	t 11:32:27 9-Aug-2012	
Auto Constrain		- quck_start.htm	365 bytes htm File	11:32:27 9-Aug-2012	
FSM Compiler		guck_start.map	28 bytes map File 2 kB sap File	11:32:27 9-Aug-2012 11:32:22 9-Aug-2012	
Resource Sharing		quck_start.scf	2 kB scf File	11:32:27 9-Aug-2012 11:32:27 9-Aug-2012	
Pipelining 🗹		- @ quck_start.srl	6 kB Netlist (RT	L) 11:32:20 9-Aug-2012	
reaming		quck_start.srm	114 kB Netlist (Gi 34 kB srr File	te) 11:32:27 9-Aug-2012 11:32:27 9-Aug-2012	
		guck_start.srs muck_start.srs	6 kB Netlist (R1 18 kB szr File	L) 11:32:20 9-Aug-2012 11:32:27 9-Aug-2012	
		- duck_start_scck.rpt	811 bytes rpt File	11:32:22 9-Aug-2012	
		- guck_start_synplify.sdc - rpt_icetest.areasrr	1 kB sdc File 8 kB areasrr File	11:32:27 9-Aug-2012 11:32:27 9-Aug-2012	
		- Prt_icetest_areasrr.htm	10 kB htm File	11:32:27 9-Aug-2012 11:32:20 9-Aug-2012	
		- Caratchproject.prs	1 kB prs File	11:32:20 9-Aug-2012	
		Ц			
🕑 quck_start_syn.prj					
***************************************	Information				8×
Return Code: 1 Run Time:00:00:01 Job flow Mapping Flow comp	leted on quck_start_sym(quck_start_Implmnt				
Job flow Synthesis complete	ed on quck_start_syn(quck_start_Implmnt				•
•					
TCL Script Messages					





Figure 10: View Timing Constraints



Viewing Hierarchical View of Synthesis Results

Under the **HDL-Analyst menu**, **Select RTL > Hierarchical View**. You will see a hierarchical RTL view of the design just synthesized. See Figure 11.

Synplify Pro E-2011.035-SP1-1 - [Sheet 1	of 1 - top level (of module icress) (R1. View) -/quick_start_implimit/quick_start.ors)	
🕒 🟐 Eile Edit Yiew Project Import	Bun Analysis HDL-Analyst Qptions Window Tech-Support Web Help	
🔁 🔮 🖽 🔲 🖉 🕊 👹 🐥 () 15 m m m M M 🖗 🕸 😊 🧮 🚥 🐵 😕 13 13 🐺 🔳 🗇 🗣 🍕 🍕 🍕 🍕 🍕 🍕 🖓 🕼 🖢 💌	
	a a.	
0 @ hutercs (c)		2
D quck_start_syn.prj 🔲 /SbtTools/exam	nplesblinkty.blinkty.syn.sdc * 🕘 quck_start.ors	
	in the second	(đ(X)
Run Time:00:00:01 Job flow Mapping Flow completed of Job flow Synthesis completed on q	nn qool_staat_syniqool_staat_Impinnt qool_staat_syniqool_staat_Impinnt	•
Note: Opening local project RTL f	file 'C'\SbcTools\examples\blinky\quck_start\quck_start_Implant\quck_start.srs'	
•		
TCL Script Messages		

Figure 11: Hierarchical RTL View in HDL Analyst

If you double click on one of the blocks, it will take you to the RTL for that block. See Figure 12.



S Symplify Pro E-2011.035-SP1-1	
🐻 Eile Edit View Project Import Bun Agalysis HDL-Analyst Options Window Tech-Support Web Help	
B # ⊕ □ S = # 4 0 E = @ A 0 E = A 0 E = A 0 A A A A A A A A A A A A A A A A A	9, 22 d > N
○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○ ○	
Sheet 1 of 1 - top level (of module icetest) (RTI View)/guck_start_Implmnt/guck_start.srs	EDD Cystroleysampleysinkyysing
Cock the	<pre></pre>
	out_sel of entity work.dock_divider_1hz is unconnected In 95 Col 1 Total 265 Or Block
Back_start_proof Book that_proof Book that prove completed on quel_start_project_start_Impinet book flow Mapping Flow completed on quel_start_project_start_Impinet book flow flow flow flow flow flow flow flow	
TCL Script Messages INFC: Schematic is from file C1/ShtTinok/exampled/blink/ourk/start/muck/start/implmmtiouck/start.ors	

Figure 12: Double-clicking on a block will reveal its HDL code in HDL Analyst

P&R Flow

This section goes through the post synthesis physical implementation flow.

Select Implementation

In order to ensure that the synthesized design can be successfully imported into iCEcube2, **exit** the Synplify Pro GUI.

Return to the iCEcube2 Navigator and **Double-click** on **Select Implementation**. See Figure 13. This will tell iCEcube2 which synthesis implementation to process for place and route. If you have different synthesis implementations, you will be able to select the synthesis implementation you wish to place and route. Since we only have one implementation, **select OK** when the Select Synthesis Implementation dialog box appears.





Figure 13: Select Synthesis Implementation

Importing Physical Constraints

Physical constraints such as pin assignments are stored in a .PCF file (Physical Constraint File). Add the .PCF file to your project.

In the iCEcube2 Project Navigator, **Right Click** on **Specify Additional Files**. Select **Add Files**... See Figure 14.

Note: For information on importing physical constraints from iCEcube to iCEcube2, please refer to the **Importing Physical Constraints from iCEcube to iCEcube2** section in the iCEcube2 software user guide.





Figure 14: Specify Additional Files for Place and Route

Navigate to the <iCEcube2 Installation Directory>/examples/blinky and **Add blinky.pcf** file. See Figure 15.

ook in: C:/SbtTools/exa	amples/blinky 🔹 🔇			blinky_iceblink40_vq100.pcf	
	blinky_cm225.pcf blinky_iceblink40_vq100.pcf		>>		
My Computer	」 binky_icemanos_co2o4.pcr ☑ blinky_syn.sdc ┣ quick_start		>>>		
Desktop			<<		
Home			<<<		
ile name: blinky_icel	plink40_vq100.pcf]	Details		
iles of type: Constraint	t(*.sdc *.scf *.pcf *.clb *.mtcl)	•			

Figure 15: Add .pcf file

Import Place & Route Input Files

The next step is to import the files for Place and Route. **Double-click** on **Import P&R Input Files** in the Project Navigator. See Figure 16. Once completed you will see a green check next to Import P&R Input Files. See Figure 17.

iCEcube2 Tutorial





Figure 16: Import P&R Input files



Figure 17: Successful Import of P&R Input Files



Place the Design

Double-click on Run Placer

Once placement is complete, a green check will appear and the Output window will show information about the placement of the design. See Figure 18.



Figure 18: Place complete

View Floorplanner

At this point, since placement has been completed, you can view the placement of the design by opening the Floorplanner. You can open the Floorplanner by going to the menu and selecting **Tool > Floorplanner** or you can also select the Floorplanner Icon. See Figure 19.



SiliconBlue iCEcube2 - [Floor Planner]				
File Edit View Jool Window Hel	lp			_ 8 ×
0 🖉 🐻 📲 📖 🔍 🗘	S 🔟 🕞 🔊 🗞 🗞 🌒 🔍 6.159	- 0, 💽		
Project Name: quick_start	Output		Floor Planner	
 Project 	Logic 8 ×			
New Project	Logic Instance Instance Type 1*			
Open Project	> A IN MUX bfv 2 11 0 SB CARRY L.			
Close Project	IN_MUX_bfv_2_12_0SB_CARRY_L			
 Synthesis Tool 	IN_MUX_bfv_2_13_0_ SB_CARRY_L.			
 Add Synthesis Files 	IN_MUX_bfv_1_6_0SB_CARRY_L	Floorplanner Icon		
Design Files	P A IN_MUX_bfv_1_/_0_ SB_CARRY_L.			
Constraint Files	A IN MUX bfv 1 9 0 SB CARRY L			
Launch Synthesis Iool	A IN MUX bfv 2.5.0 SB CARRY L.			
 P&R Flow A Select Implementation(quick c) 	A IN_MUX_bfv_2_6_0SB_CARRY_L.			
 Select implementation(quick_s 	IN_MUX_bfv_2_7_0_ SB_CARRY_L.			
quick_start.edi	IN_MUX_bfv_2_8_0SB_CARRY_L			
4 Add DRP Files	Divider_to_1Hz.COUN SB_DFF			
Design Files	DIVIDE 32MHz.COUN			
IP Design Files	PMOD_LEFT.ROTATE SB_LUT4			
4 Constraint Files	DIVIDE_32MHz.un1_C SB_LUT4			
blinky iceblink40 vo100.pcf	Divider_to_1Hz.COUN SB_LUT4			
Run All	DIVIDE_32MHz.COUN SB_LUT4			
Import P&R Input Files	DIVIDE_32MHz.COUN SB_DFFSR			
Run Placer	DIVIDE 32MHz.un1 C., SB CARRY			
Run Router	DIVIDE_32MHz.un1_C SB_CARRY			
Generate Bitmap	PMOD_RIGHT.ROTATE SB_DFFR			
 Output Files 	Divider_to_1Hz.un2_c SB_CARRY			
Reports	DIVIDE_32MHz.un1_C SB_LUT4			
Bitmap	PMOD_RIGHT.ROTATE SB_LUT4			
Simulation Netlist	DIVIDE 32MHz COUN. SR CARRY			
Device/Operating Condition	DIVIDE_32MHz.COUN SB_DFFSR			
 Device Info 	PMOD_LEFT.ROTATE[6] SB_DFFR			
DeviceFamily iCE40	DIVIDE_32MHz.COUN SB_CARRY			
Device HX1K	DIVIDE_32MHz.COUN SB_CARRY			
Device Package VQ100	DIVIDE 32MHz unt C SR CARRY			
Power Grade	/ m bivibejszivinz.druje 36jeAnni +			
- Operating Condition	Logic GPIO Global RAM Net Group			
Temperature(C) 70				
temperature(c) vo	World View P X			
	BERE CONTROL			
	BC/ CONTRACTO			
				19 19 19 19 19 19 19 19 19 19 19 19 19 1
	RUNAL ULLULA UN			
	BUT BESSEE			
L				

Figure 19: Floorplanner

View the Package Viewer

You can also see how pins were placed for your design by selecting the Package Viewer. You can select the package viewer by going to the menu and selecting **Tool** >> **Package Viewer** or you can also select the Package Vierwer Icon. See Figure 20.





Figure 20: Package Viewer

Route the Design

Double-click on Route in the project navigation window. Place and Route have been separated into different steps as to allow you to re-route the design after making placement modifications in the floorplanner without having to re-run the placer.

Perform Static Timing Analysis

Now that you have routed the design, you can perform timing analysis to check to see if the design is meets your timing requirements. To launch the timing analyzer, go to the menu and **select Tool > Timing Analysis**. You can also select the Timing Analysis Icon. See Figure 21.



File View Tool Window Help										
										- 8
. 🗋 💋 🔚 🐨 🛸 🖾 🖓 🕰	4	 Timing Ana 	alysis Icon	1						
roject Name: quick_start &	Output	Flo	or Planner	Package View	icetes	it_sbt.rpt	Timing Analyzer			
Project New Project Open Project	Clock Summary Clock Relation	nship Summary Datash	eet Analyze Paths				Timing Corner	Generate	timing report	and sdf Full Screen Mode
Close Project Synthesis Tool							Save Sun	mary	Sort	Customize Columns
 Add Synthesis Files 	Clock Name	Worst Slack(ps)	FMAX(MHZ)	Target Frequency(MHZ)	Failing Path #					
Design Files	1 CLK_32KHz	31247472	395.62	0.03	0					
 Constraint Files Launch Synthesis Tool 	2 CLK_32MHZ	26753	222.36	32	0					
P&R Flow A - Select Implementation(quick c	3 clock_divider_1Hz]	998599	713.97	1	0					
quick_start.edf	4 clock divider 32M	998315	593.43	1	0					
quick_start.scf										
Add Pack Files Design Files										
IP Design Files										
 Constraint Files blinky_iceblink40_vq100.pcf 										
Run All										
Import P&R Input Files Run Placer										
V Ruit Flacel										
Run Router										
Run Router Generate Bitmap	Critical Path(1)						Save Summary Save D	etail	Sort	Customize Columns
Run Router Generate Bitmap Output Files Reports	Critical Path(1)	End Point Slac	k Delay	Skew Launch Clock	Capture Clock		Save Summary Save D	etail	Sort	Customize Columns
Run Router Generate Bitmap Output Files Reports Bitmap	Critical Path(1) Start Point 1 Divider_to_1Hz D	End Point Slac ivider_to_1Hz 3124747.	ik Delay 2 1947 0	Skew Launch Clock CLK_32KHz:R	Capture Clock CLK_32KHz:R		Save Summary Save D	etail	Sort	Customize Columns
Run Router Generate Bitmap Output Files Reports Bitmap Simulation Netlist Device/Operating Condition	Critical Path(1) Start Point 1 Divider_to_1Hz D	End Point Slac ivider_to_1Hz 3124747	ik Delay 2 1947 0	Skew Launch Clock CLK_32KHz:R	Capture Clock CLK_32KHz:R		Save Summary Save D	etail	Sort	Customize Columns
Run Router Generate Bitmap Generate Bitmap Vutput Files Reports Bitmap Simulation Netlist Oreixe/Operating Condition Perice Info	Critical Path(1) Start Point 1 Divider_to_1Hz	End Point Slac ivider_to_1Hz 3124747	ik Delay '2 1947 0	Skew Launch Clock CLK_32KHz:R	Capture Clock CLK_32KHz:R		Save Summary Save D	etail	Sort	Customize Columns
Run Router Generate Bitmap Generate Bitmap Votput Files Peports Bitmap Simulation Netlist Oevice/Operating Condition DeviceFamily iCE40 DeviceFamily iCE40	Critical Path(1) Start Point 1 Divider_to_1Hz, D	End Point Slâc ivider_to_1Hz 3124747	ik Delay 2 1947 0	Skew Launch Clock CLK_32KHz:R	Capture Clock CLK_32KHz:R		Save Summary) Save D	etail	Sort	Customize Columns
Run Router Generate Bitmap dutput Files Reports Bitmap Simulation Netlist Device/Operating Condition Device Info Device family iCE40 Device Package V0100	Critical Path(1) Start Point 1 Divider_to_1Hz, D	End Point Slac ivider_to_1Hz 3124747	ik Delay 2 1947 0	Skew Launch Clock CLK_32KH±R	Capture Clock CLK_32KHz:R		Save Summary) (Save D	etail	Sort	Customize Columns
Run Router Generate Bitmap Output Files Reports Bitmap Simulation Netlist Orevice/parating Condition Device Info Device/amily ICE40 Device Package VQ100 Power Grade	Criscal Path(1) Start Point 1 Divider_to_1Hz D	End Point Slac fivider_to_1Hz 3124747	k Delay 2 1947 0	Skew Launch Clock CLK_32KHzR	Capture Clock CLK_32KHz:R		Save Summary Save D	etai	Sort	Customize Columns
Run Router Generate Bitmap Generate Bitmap Simulation Netlist Device/Perating Condition Device Info Device Package VQ100 Power Grade Operating Condition	Critical Path(1) Start Point 1 Divider_to_1H2 D	End Point Slac Wider_to_1Hz 3124747	ik Delay '2 1947 0	Skew Launch Clock CLK_32KH±R	Capture Clock CLK_32KH±R		Save Summary Save D	etai	Sort	Customize Columns
Run Router Generate Bitmap Output Files Reports Bitmap Simulation Netlist Device/Operating Condition Device Info Device Info Device Parkage VQ100 Power Grade Operating Condition Core Voltage(V) 1.14 Temperature(C) 70	Critical Path(1) Start Point 1 Divider_to_1H2 D	End Point Slac ivider_to_1Hz 3124747	Delay 2 1947 0	Skew Launch Clock CLK_32KHz-R	Capture Clock CLK_32KHzR		Save Summary Save D	etai	Sort	Customize Columns
Run Router Generate Bitmap Output Files Bitmap Simulation Netlist Device/Derating Condition Device Info Device HKIK Device Package VQ100 Power Grade Operating Condition Core Voltage(V) 1.14 Temperature(C) 70	Critical Path(1) Start Point 1 Divider_to_1Hz D	End Point Siac wider_to_1Hz 3124747	:k Delay 2 1947 0	Skew Launch Clock CLIC32KHzR	Capture Clock CLK_32KHz:R		Save Summary) (Save <u>D</u>	etai	Sort	Customize Columns
Run Router Generate Bitmap Output Files Reports Bitmap Simulation Netlist Device/perating Condition Device Info Device Package VQ100 Device Fide Operating Condition Core Voltage(V) 1.14 Temperature(C) 70	Critical Path(1) Start Point Divider_to_1Hz D	End Point Siac Wrider_to_1Hz 3124747	:k Delay 12 1947 0	Skew Launch Clock CLK_32KHzR	Capture Clock CLK_32KHzR		Save Summary) (Save D	etai	Sort	Customze Columns
Run Router Generate Bitmap Output Files Reports Bitmap Simulation Netlist Device Operating Condition Device Info Device Package VQ100 Power Grade Operating Condition Core Voltage(V) 1.14 Temperature(C) 70	Criscal Path(1) Start Point 1 Divider_to_1H2 D	End Point Sinc Vivider_to_114z 3124747	:k Delay 12 1947 0	Skew Launch Clock CLK_32KHzR	Capture Clock CLK_32KH±R		Save Summary) (Save D	etai	Sort	Customize Columns

Figure 21: Timing Analysis Summary

You can see from the timing analysis that our 32 KHz design is running at over 395.62 MHz and our 32 MHz clock is running at over 222.36 MHz (worst case timing). If we were not meeting timing, the timing analyzer will allow you to see your failing paths and do a more in-depth analysis. For this tutorial, we won't go into details on timing slack analysis. See iCEcube2 software usage guide for details on timing analysis.

Perform Power Analysis

iCEcube2 also comes with power estimator tool. To launch the power estimator, go to the menu and select **Tool >> Power Estimator**. You can alternatively select the power estimator icon. Figure 22. There are multiple tabs in the Power Estimator tool including Summary, IO, and Clock Domain. On the Summary tab, **change the Core Vdd to 1.2V** and make sure all **IO voltages are at 2.5V**. Then hit **calculate**. The estimator will update with power information for both static and dynamic power. For more information on using the IO and Clock Domain tabs, please refer to the detailed section on the Power Estimator tool in the iCEcube2 software userguide.



Core Vdd(V): 1.2	Dynamic Power Breakdown
IO Voltage	Core Power(mW): 2.11817
Left Bank IO Voltage(V): 2.5	IO Power(mW): 4.25
Right Bank IO Voltage(V): 2.5 💌	Power Consumption
Top Bank IO Voltage(V): 2.5	Static Power(mW): 0.3204
	Dynamic Power(mW): 6.36817
Bottom Bank IO Voltage(V): 2.5 🔹	Total Power(mW): 6.68857

Figure 22: Power Estimator

Programming the Device

In order to program a device, you will need to generate a programming file. In the project navigator, **double click on Bitmap**. Expand the Bitmap section in the Output Files. The section is now populated with .hex and .bin files. The .hex files are used for programming the external SPI Flash on Lattice iCE evaluation kit. The iCE40 configures itself from the SPI Flash.

You are now ready to program an iCE40 FPGA device with the generated bitmap. Invoke the programmer from the **Programming** icon which is now enabled in the Project Navigator. Alternately, you may invoke it from the **Tool>Programmer** menu item.

To program the Lattice iCEblink40 board, select iCEblink40 from the Programming Options dropdown menu and select M25P10A for the External Serial Flash PROM. See Figure 23. For more details on programming the iCEblink40 evaluation kit, refer to Evaluation Kit's User's Guide. Click on the image file settings button to ensure you latest .hex file is selected, as shown in Figure 24.

Additional details on programming a device are provided in a separate section *Programming the Device* in section *iCEcube2 Physical Implementation Tools* of the iCEcube2 software usage guide.



Programmer	x
Programming Options	
Programming Hardware	
iCE Cable	•
iCEMan65	
iCEblink40 iCEman40	
External SPI Serial Flash	PROM
M25P80	
Image	
Image Type	
Single Image	Image File Settings
Multiple Images	
Advanced iceCable GUI	Execute Quit

Figure 23: Programmer Graphical User Interface

Format
Raw Hexadecimal
Intel MCS-86 hexadecimal

Figure 24: Image File Settings