






A Constant Function Example	Part 2-30 Suther I and ^H D _L
<pre>module ram (); parameter RAM_SIZE = 1024; parameter ADDRESS = 12; input [ADDRESS-1:0] address_bus;</pre>	
<pre>module ram (); parameter RAM_SIZE = 1024; input [clogb2(RAM_SIZE)-1:0] address_bus;</pre>	
<pre>function integer clogb2 (input integer depth}; begin for(clogb2=0; depth>0; clogb2=clogb2+1) depth = depth >> 1; end endfunction</pre>	


































Verilog Generate Example	Part 2-4 Sutherland ^H D
<pre>module multiplier (a, b, product); parameter a_width = 8, b_width = 8; localparam product_width = a_width + b_width; input [a_width-1:0] a; input [b_width-1:0] b;</pre>	
<pre>output [product_width-1:0] product; generate if ((a_width < 8) (b_width < 8)) CLA_multiplier #(a_width, b_width) u1 (a, b else WALLACE_multiplier #(a_width, b_width) u1 (endgenerate</pre>	
endmodule	



































Verilog Configuration Example			
Verilog Design	Configuration Block (part of Ver	ilog source code)	
<pre>module test; myChip dut (); endmodule module myChip(); adder a1 (); adder a2 (); endmodule</pre>	<pre>/* define a name for this confi config cfg4 /* specify where to find top design rtlLib.test /* set the default search or instantiated modules */ default liblist rtlLib gateLi /* explicitly specify which i for the following module i instance test.dut.a2 liblist endconfig</pre>	<pre>level modules */ der for finding ib; library to use instance */</pre>	
Library Map File	<pre>/* location of RTL models (curre library rtlLib "./*.v"; /* Location of synthesized model library gateLib "./synth_out/*.v</pre>	Ls */	

