## AT91SAM9261 Microcontroller Schematic Check List

### 1. Introduction

This application note is a schematic review check list for systems embedding the Atmel<sup>®</sup> ARM<sup>®</sup> Thumb<sup>®</sup>-based AT91SAM9261 microcontroller.

It gives requirements concerning the different pin connections that must be considered before starting any new board design and describes the minimum hardware resources required to quickly develop an application with the AT91SAM9261. It does not consider PCB layout constraints.

It also gives advice regarding low-power design constraints to minimize power consumption.

This application note is not intended to be exhaustive. Its objective is to cover as many configurations of use as possible.

The Check List table has a column reserved for reviewing designers to verify the line item has been checked.



AT91 ARM Thumb-based Microcontrollers

## **Application Note**

6274F-ATARM-02-Oct-08





### 2. Associated Documentation

Before going further into this application note, it is strongly recommended to check the latest documents for the AT91SAM9261 Microcontroller on Atmel's Web site.

Table 2-1 gives the associated documentation needed to support full understanding of this application note.

 Table 2-1.
 Associated Documentation

Information	Document Title
User Manual Electrical/Mechanical Characteristics Ordering Information Errata	AT91SAM9261 Product Datasheet
Internal architecture of processor ARM/Thumb instruction sets Embedded in-circuit-emulator	ARM9EJ-S <sup>™</sup> Technical Reference Manual ARM926EJ-S <sup>™</sup> Technical Reference Manual
Evaluation Kit User Guide	AT91SAM9261-EK Evaluation Board User Guide
Using SDRAM on AT91SAM9 Microcontrollers	Using SDRAM on AT91SAM9 Microcontrollers
NAND Flash Support in AT91SAM Microcontrollers	NAND Flash Support in AT91SAM Microcontrollers

### 3. Schematic Check List



Ø	Signal Name	<b>Recommended Pin Connection</b>	Description	
	VDDCORE	1.08V to 1.32V Decoupling/Filtering capacitors (100 nF and 10µF) <sup>(1)(2)</sup>	Powers the device. Decoupling/Filtering capacitors must be added to improve startup stability and reduce source voltage drop.	
	VDDBU	1.08V to 1.32V Decoupling capacitor (100 nF) <sup>(1)(2)</sup>	Powers the Backup I/O lines (Slow Clock Oscillator and a part of the System Controller)	
	VDDIOM <sup>(3)</sup> 1.65 to 1.95V or 3.0V to 3.6V       Decoupling/Filtering capacitors     (100 nF and 10µF) <sup>(1)(2)</sup>		Powers External Bus Interface I/O lines. Dual voltage range supported. Decoupling/Filtering capacitors must be added to improve startup stability and reduce source voltage drop.	





$\checkmark$	Signal Name	Recommended Pin Connection	Description
	VDDIOP <sup>(3)</sup>	2.7V to 3.6V Decoupling/Filtering capacitors	Powers Peripheral I/O lines and USB transceivers.
		(100 nF and 10µF) <sup>(1)(2)</sup>	Decoupling/Filtering capacitors must be added to improve startup stability and reduce source voltage drop.
	VDDOSC	2.7V to 3.6V Decoupling capacitor (100 nF) <sup>(1)(2)</sup>	Powers the Main Oscillator.
	VDDPLL	2.7V to 3.6V Decoupling capacitor (100 nF) <sup>(1)(2)</sup>	Powers the PLL cells.
	GND	Ground	GND pins are common to VDDCORE, VDDIOM and VDDIOP pins.
	GND Ground		GND pins should be connected as shortly as possible to the system ground plane.
	GNDBU Backup Ground		GNDBU pin is provided for VDDBU pin. GNDBU pin should be connected as shortly as possible to the system ground plane.
	GNDPLL PLL Ground		GNDPLL pin is provided for VDDPLL pin. GNDPLL pin should be connected as shortly as possible to the system ground plane.
	GNDOSC	Oscillator Ground	GNDOSC pin is provided for VDDOSC pin. GNDOSC pin should be connected as shortly as possible to the system ground plane.

Ø	Signal Name	Recommended Pin Connection	Description
		Clock, Oscillator a	nd PLL
	XIN XOUT Main Oscillator in Normal Mode	Crystals between 3 and 20 MHz Capacitors on XIN and XOUT (crystal load capacitance dependent) 1 kOhm resistor on XOUT only required for crystals with frequencies lower than 8 MHz.	Crystal load capacitance to check (C <sub>CRYSTAL</sub> ).
	XIN XOUT Main Oscillator in Bypass Mode	XIN: external clock source XOUT: can be left unconnected	3.3V square wave signal (VDDPLL) External clock source up to 50 MHz Duty Cycle: 40 to 60% Refer to the electrical specifications of the AT91SAM9261 datasheet.





Ø	Signal Name	Recommended Pin Connection	Description	
	XIN32 XOUT32 Slow Clock Oscillator XOUT32 Slow Clock Oscillator XIN32 and XOUT32 (crystal load capacitance dependent)		Crystal load capacitance to check ( $C_{CRYSTAL32}$ ). AT91SAM9261 XIN32 XOUT32 GNDBU CLEXT32 GNDBU CLEXT32 CCRYSTAL32 CLEXT32 CCLEXT32 CLEXT32 CCLEXT32 CLEXT32 CCLEXT32 CLEXT32 CCLEXT32 The second	
	PLLRCA PLLRCB	Second-order filter Can be left unconnected if PLL not used.	See the Excel spreadsheet: "ATMEL_PLL_LFT_Filter_CALCULATOR_AT91_xxx.zip" (available in the software files on the Atmel Web site) allowing calculation of the best R-C1-C2 component values for the PLL Loop Back Filter. PLLRC PLLRC PLL R, C1 and C2 must be placed as close as possible to the pins.	

V	Signal Name	Recommended Pin Connection	Description
		ICE and JTAG	(4)
	ТСК	Pull-up (100 kOhm) <sup>(1)</sup>	This pin is a Schmitt trigger input. No internal pull-up resistor.
	TMS	Pull-up (100 kOhm) <sup>(1)</sup>	This pin is a Schmitt trigger input. No internal pull-up resistor.
	TDI	Pull-up (100 kOhm) <sup>(1)</sup>	This pin is a Schmitt trigger input. No internal pull-up resistor.
	TDO	Floating	Output driven at up to V <sub>VDDIOP</sub>
	RTCK	Floating	Output driven at up to V <sub>VDDIOP</sub>
	NTRST	Please refer to the I/O line considerations and the errata sections of the AT91SAM9261 datasheet.	Internal pull-up resistor to V <sub>VDDIOP</sub> (15 kOhm).
	JTAGSEL In harsh environments, <sup>(5)</sup> It is strongly recommended to tie this pin to GNDBU if not used or to add an external low-value resistor (such as 1 kOhm).		Internal pull-down resistor to GNDBU (15 kOhm). Must be tied to V <sub>VDDBU</sub> to enter JTAG Boundary Scan.
		Reset/Test	
	NRST	Application dependent. Can be connected to a push button for hardware reset.	NRST is configured as an output at power up. NRST is controlled by the Reset Controller (RSTC). An internal pull-up resistor to V <sub>VDDIOP</sub> (100 kOhm) is available for User Reset and External Reset control.
	TST In harsh environments, <sup>(5)</sup> It is strongly recommended to tie this pin to GNDBU if not used or to add an external low-value resistor (such as 1 kOhm)		Internal pull-down resistor to GNDBU (15 kOhm).
	BMS	Application dependent.	Internal pull-up resistor to $V_{VDDIOP}$ (100 kOhm). Must be tied to $V_{VDDIOP}$ to boot on Embedded ROM. Must be tied to GND to boot on external memory (EBI Chip Select 0).
		Shutdown/Wakeup	Logic
	SHDN	Application dependent. A typical application connects the pin SHDN to the shutdown input of the DC/DC Converter providing the main power supplies.	This pin is a push-pull output. SHDN pin is driven low to GNDBU by the Shutdown Controller (SHDWC).
	WKUP	0V to V <sub>VDDBU.</sub>	This pin is an input-only. WKUP behavior can be configured through the Shutdown Controller (SHDWC).





V	Signal Name	Recommended Pin Connection	Description
		PIO	
	PAx PBx PCx	Application dependent.	All PIOs are pulled-up inputs at reset except those which are multiplexed with the Address Bus signals that require to be enabled as peripherals: PA30 (A23), PA31 (A24) and PC3 (A25).
PCx			To reduce power consumption if not used, the concerned PIO can be configured as an output, driven at '0' with internal pull-up disabled.
		EBI	
	D0-D15 (D16-D31)	Application dependent.	Data Bus (D0 to D31) Data bus lines D0 to D15 are pulled-up inputs to V <sub>VDDIOM</sub> at reset.
			Note: Data bus lines D16 to D31 are multiplexed with the PIOC controller. Their I/O line reset state is input with pull-up enabled too.
	A0-A22		Address Bus (A0 to A25) All address lines are driven to '0' at reset.
	(A23-A25)	Application dependent.	Note: A23 (PA30), A24 (PA31) and A25 (PC3) are enabled by default at reset through the PIO controllers.
		SMC - SDRAM Controller - CompactFlash®	Support - NAND Flash Support
		See "External Bus Interface (EBI) Hard	ware Interface" on page 11.

Ø	Signal Name	Recommended Pin Connection	Description
		USB Host (UH	Р)
	HDPA HDPB	Application dependent. <sup>(6)</sup> Typically, 15 kOhm resistor to GND.	No internal pull-down resistors. To reduce power consumption, if USB Host is not used, connect HDPA/HDPB to GND.
	HDMA HDMB	Application dependent. <sup>(6)</sup> Typically, 15 kOhm resistor to GND.	No internal pull-down resistors. To reduce power consumption, if USB Host is not used, connect HDMA/HDMB to GND.
		USB Device (UI	DP)
	DDP	Application dependent. <sup>(7)</sup>	Integrated programmable pull-up resistor (USB_PUCR) No internal pull-down resistor.
			To reduce power consumption, if USB Device is not used, connect DDM to GND.
			No internal pull-down resistor.
	DDM	Application dependent. <sup>(7)</sup>	To reduce power consumption, if USB Device is not used, connect DDM to GND.

Notes: 1. These values are given only as a typical example.

2. Decoupling capacitors must be connected as close as possible to the microcontroller and on each concerned pin.



- 3. The double power supplies VDDIOM and VDDIOP power the device differently when interfacing with memories or with peripherals.
- 4. It is recommended to establish accessibility to a JTAG connector for debug in any case.
- 5. In a well-shielded environment subject to low magnetic and electric field interference, the pin may be left unconnected. In noisy environments, a connection to ground is recommended.





#### 6. Example of USB Host connection:

A termination serial resistor ( $R_{EXT}$ ) must be connected to HDPA/HDPB and HDMA/HDMB. A recommended resistor value is defined in the electrical specifications of the AT91SAM9261 datasheet.



7. Example of USB Device connection:

As there is an embedded pull-up, no external circuitry is necessary to enable and disable the 1.5 kOhm pull-up. To prevent over consumption when the host is disconnected, an external pull-down can be added to DDP and DDM. A termination serial resistor ( $R_{EXT}$ ) must be connected to DDP and DDM. A recommended resistor value is defined in the electrical specifications of the AT91SAM9261 datasheet.



### 4. External Bus Interface (EBI) Hardware Interface

 Table 4-1 and Table 4-2 detail the connections to be applied between the EBI pins and the external devices for each Memory Controller:

 Table 4-1.
 EBI Pins and External Static Devices Connections

	Pins of the Interfaced Device						
Pins	8-bit Static Device	2 x 8-bit Static Devices	16-bit Static Device	4 x 8-bit Static Devices	2 x 16-bit Static Devices	32-bit Static Device	
Controller			S	МС			
D0 - D7	D0 - D7	D0 - D7	D0 - D7	D0 - D7	D0 - D7	D0 - D7	
D8 - D15	-	D8 - D15	D8 - D15	D8 - D15	D8 - 15	D8 - 15	
D16 - D23	-	-	_	D16 - D23	D16 - D23	D16 - D23	
D24 - D31	-	-	_	D24 - D31	D24 - D31	D24 - D31	
A0/NBS0	A0	-	NLB	_	NLB <sup>(3)</sup>	BE0 <sup>(5)</sup>	
A1/NWR2/NBS2	A1	AO	AO	WE <sup>(2)</sup>	NLB <sup>(4)</sup>	BE2 <sup>(5)</sup>	
A2 - A25	A[2:25]	A[1:24]	A[1:24]	A[0:23]	A[0:23]	A[0:23]	
NCS0	CS	CS	CS	CS	CS	CS	
NCS1/SDCS	CS	CS	CS	CS	CS	CS	
NCS2	CS	CS	CS	CS	CS	CS	
NCS3/NANDCS	CS	CS	CS	CS	CS	CS	
NCS4/CFCS0	CS	CS	CS	CS	CS	CS	
NCS5/CFCS1	CS	CS	CS	CS	CS	CS	
NCS6/NAND0E	CS	CS	CS	CS	CS	CS	
NCS7/NANDWE	CS	CS	CS	CS	CS	CS	
NRD/CFOE	OE	OE	OE	OE	OE	OE	
NWR0/NWE	WE	WE <sup>(1)</sup>	WE	WE <sup>(2)</sup>	WE	WE	
NWR1/NBS1	-	WE <sup>(1)</sup>	NUB	WE <sup>(2)</sup>	NUB <sup>(3)</sup>	BE1 <sup>(5)</sup>	
NWR3/NBS3	-	-	-	WE <sup>(2)</sup>	NUB <sup>(4)</sup>	BE3 <sup>(5)</sup>	

Notes: 1. NWR1 enables upper byte writes. NWR0 enables lower byte writes.

2. NWRx enables corresponding byte x writes. (x = 0, 1, 2 or 3)

3. NBS0 and NBS1 enable respectively lower and upper bytes of the lower 16-bit word.

4. NBS2 and NBS3 enable respectively lower and upper bytes of the upper 16-bit word.

5. BEx: Byte x Enable (x = 0, 1, 2 or 3)





#### Table 4-2. EBI Pins and External Devices Connections

	Pins of the Interfaced Device					
Pins	SDRAM <sup>(3)</sup>	Compact Flash	Compact Flash True IDE Mode	NAND Flash <sup>(4)</sup>		
Controller	SDRAMC		SMC			
D0 - D7	D0 - D7	D0 - D7	D0 - D7	I/00-I/07		
D8 - D15	D8 - D15	D8 - 15	D8 - 15	I/O8-I/O15 <sup>(5)</sup>		
D16 - D31	D16 - D31	-	-	_		
A0/NBS0	DQM0	A0	A0	_		
A1/NWR2/NBS2	DQM2	A1	A1	_		
A2 - A10	A[0:8]	A[2:10]	A[2:10]	_		
A11	A9	-	-	_		
SDA10	A10	-	-	_		
A12	-	-	-	_		
A13 - A14	A[11:12]	-	-	_		
A15	-	-	-	_		
A16/BA0	BAO	-	-	_		
A17/BA1	BA1	-	-	_		
A18 - A20	-	-	-	_		
A21	-	-	-	CLE		
A22	-	REG	REG	ALE		
A23 - A24	-	-	-	_		
A25	-	CFRNW <sup>(1)</sup>	CFRNW <sup>(1)</sup>	_		
NCS0	-	-	-	_		
NCS1/SDCS	CS	-	-	_		
NCS2	_	-	-	_		
NCS3/NANDCS	-	-	-	CE <sup>(6)</sup>		
NCS4/CFCS0	-	CFCS0 <sup>(1)</sup>	CFCS0 <sup>(1)</sup>	_		
NCS5/CFCS1	-	CFCS1 <sup>(1)</sup>	CFCS1 <sup>(1)</sup>	_		
NCS6/NANDOE	-	-	-	RE		
NCS7/NANDWE	-	-	-	WE		
NRD/CFOE	-	OE	-	_		
NWR0/NWE/CFWE	-	WE	WE	_		
NWR1/NBS1/CFIOR	DQM1	IOR	IOR	_		
NWR3/NBS3/CFIOW	DQM3	IOW	IOW	_		
CFCE1	-	CE1	CS0	_		
CFCE2	-	CE2	CS1	_		
SDCK	CLK	_	_	_		

Table 4-2. EBI Pins and External Devices Connections (Continued)
--

		Pins of the Interfaced Device				
Pins	SDRAM <sup>(3)</sup>	Compact Flash	Compact Flash True IDE Mode	NAND Flash <sup>(4)</sup>		
Controller	SDRAMC	SDRAMC SMC				
SDCKE	CKE	-	_	-		
RAS	RAS	-	-	-		
CAS	CAS	-	-	-		
SDWE	WE	-	-	_		
NWAIT	-	WAIT	WAIT	-		
Pxx <sup>(2)</sup>	-	CD1 or CD2	CD1 or CD2	_		
Pxx <sup>(2)</sup>	-	-	-	CE <sup>(6)</sup>		
Pxx <sup>(2)</sup>	-	-	-	RDY		

Notes: 1. Not directly connected to the CompactFlash slot. Permits the control of the bidirectional buffer between the EBI data bus and the CompactFlash slot.

- 2. Any PIO line.
- 3. For SDRAM connection examples, see Using SDRAM on AT91SAM9 Microcontrollers application note.
- 4. For NAND Flash connection examples, see NAND Flash Support in AT91SAM Microcontrollers application note.
- 5. I/O8 I/O15 bits used only for 16-bit NAND Flash.

CE connection depends on the Nand Flash.
 For standard NAND Flash devices, it must be connected to any free PIO line.
 For "CE don't care" NAND Flash devices, it can be either connected to NCS3/NANDCS or to any free PIO line.





### 5. AT91SAM Boot Program Hardware Constraints

See the AT91SAM Boot Program section of the AT91SAM9261 datasheet for more details on the boot program.

### 5.1 AT91SAM Boot Program Supported Crystals (MHz)

The Main Oscillator is not bypassed by the Boot ROM. Thus, It is possible to use the crystals shown in Table 5.1 but not external clocks.

	Supported Crystals			
3.0	3.2768	3.6864	3.84	4.0
4.433619	4.608	4.9152	5.0	5.24288
6.0	6.144	6.4	6.5536	7.159090
7.3728	7.864320	8.0	9.8304	10.0
11.05920	12.0	12.288	13.56	14.31818
14.7456	16.0	17.734470	18.432	20.0

 Table 5-1.
 Supported Crystals (MHz)

### 5.2 SAM-BA<sup>®</sup> Boot

The SAM-BA Boot Assistant supports serial communication via the DBGU or the USB Device Port.

 Table 5-2.
 Pins Driven during SAM-BA Boot Program Execution

Peripheral	Pin	PIO Line
DBGU	DRXD	PA9
DBGU	DTXD	PA10

### 5.3 DataFlash<sup>®</sup> Boot

The DataFlash Boot program searches for a valid application in the SPI DataFlash memory.

The DataFlash must be connected to NPCS0 of the SPI0.

Table 5-3. Pins Driven during Data	Flash Boot Program Execution
------------------------------------	------------------------------

Peripheral	Pin	PIO Line
SPI0	MOSI	PA1
SPI0	MISO	PAO
SPI0	SPCK	PA2
SPI0	NPCS0	PA3

## **Revision History**

Doc. Rev	Comments	Change Request Ref.
6274A	First issue	
6274B	Updated Pin Connection information for NTRST and NRST on page 7. Added pin description for BMS on page 7.	3480 3570
6274C	<ul> <li>Added information on power supply levels to "1.2V and 3.3V Dual Power Supply Schematic Example" on page 3. Updated Main Oscillator figure on page 5 and Slow Clock Oscillator figure on page 6. Added information on harsh environments to JTAGSEL and TST pin descriptions on page 7 with attached Note <sup>(5)</sup> on page 9. In Table 4-2, "EBI Pins and External Devices Connections," added connection example for CE don't care NANDFlash and Note<sup>(6)</sup>.</li> <li>Updated information for XIN/XOUT main oscillator pin on page 5.</li> <li>Updated information for NTRST pin on page 7.</li> <li>Updated information on BMS pin on page 7.</li> <li>Corrected PIO denomination in Table 5-2, "Pins Driven during SAM-BA Boot Program Execution," on page 14 and Table 5-3, "Pins Driven during DataFlash Boot Program Execution," on page 14.</li> </ul>	3892, 4069 3936 3931 4069 3915
6274D	Added VDDIOM power supply ranges on page 3.	4468
6274E	Updated Recommended Pin Connection for "JTAGSEL" and "TST"	5075
6274F	Section 5.1 "AT91SAM Boot Program Supported Crystals (MHz)" Sentence on Boot ROM added before Table 5-1. Recommended Pin Connection "USB Device (UDP)" DDP row, updated: "To reduce power consumption"	5823





#### **Headquarters**

Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

#### International

Atmel Asia Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369 Atmel Europe Le Krebs 8, Rue Jean-Pierre Timbaud BP 309 78054 Saint-Quentin-en-Yvelines Cedex France Tel: (33) 1-30-60-70-00 Fax: (33) 1-30-60-71-11

#### Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

#### Product Contact

#### Web Site

www.atmel.com www.atmel.com/AT91SAM AT91SAM Support Atmel techincal support

**Technical Support** 

Sales Contacts www.atmel.com/contacts/

*Literature Requests* www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDI-TIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDEN-TAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.



© 2008 Atmel Corporation. All rights reserved. Atmel<sup>®</sup>, Atmel logo and combinations thereof, DataFlash<sup>®</sup> SAM-BA<sup>®</sup> and others are registered trademarks and others are trademarks of Atmel Corporation or its subsidiaries. ARM<sup>®</sup>, the ARM Powered<sup>®</sup> logo, Thumb<sup>®</sup> and others are registered trademarks or trademarks of ARM Ltd. Other terms and product names may be the trademarks of others.